Extending OpenMP to support slipstream execution mode

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2003

Volumn , Issue , 2003, Pages 10-

  Ibrahim, Khaled Z ^a   Byrd, Gregory T ^a  

^a North Carolina State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; CODES (SYMBOLS); DYNAMICS; MEMORY ARCHITECTURE; PROGRAM COMPILERS; SCHEDULING;

COMMUNICATION OVERHEADS; DISTRIBUTED SHARED MEMORY MULTIPROCESSORS; DYNAMIC SCHEDULING; IMPLEMENTATION SUPPORT; NAS PARALLEL BENCHMARKS; SHARED-MEMORY PROGRAMS; STATIC AND DYNAMIC SCHEDULING; STATIC SCHEDULING;

APPLICATION PROGRAMMING INTERFACES (API);

EID: 33847296781     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2003.1213119     Document Type: Conference Paper

References (20)

1. NAS Parallel Benchmarks. http://www. nas. nasa. gov/NAS/-NPB.
2. Omni OpenMP Compiler Project. http://phase. etl. go. jp/-Omni/.
3. OpenMP specifications. http://www. openmp. org/specs/.
4. M. Annavaram, J. Patel, and E. Davidson. Data Prefetching by Dependence Graph Precomputation. 28th Int'l Symp. on Computer Architecture, July 2001.
5. R. Balasubramonian, S. Dwarkadas, and D. H. Albonesi. Dynamically Allocating Processor Resources Between Nearby and Distant ILP. 28th Int'l Symp. on Computer Architecture, July 2001.
6. J. Bircsak, P. Craig, R. Crowell, Z. Cvetanovic, J. Harris, C. A. Nelson, and C. D. Offner. Extending OpenMP for NUMA machines. In Proceedings of the 2000 ACM/IEEE conference on Supercomputing (CDROM), page 48. IEEE Computer Society Press, 2000.
7. J. Collins, D. Tullsen, and H. Wang. Dynamic Speculative Precomputation. 34th Int'l Symp. on Microarchitecture, Dec. 2001.
8. J. Dundas and T. Mudge. Improving Data Cache Performance by Pre-executing Instructions Under a Cache Miss. Int'l Conference on Supercomputing, July 1997.
9. K. Z. Ibrahim, G. T. Byrd, and E. Rotenberg. Slipstream Execution Mode for CMP-Based Multiprocessors. 9th Int'l Conf. on High-Performance Computer Architecture, Feb. 2003.
10. J. Kahle. Power4: A Dual-CPU Processor Chip. Microprocessor Forum, Oct. 1999.
11. K. Kusano, S. Satoh, and M. Sato. Performance Evaluation of the Omni OpenMP Compiler. Lecture Notes in Computer Science, 1940:403, 2000.
12. J. Labarta, E. Ayguadé, and J. Oliver. New OpenMP Directives for Irregular Data Access Loops. Second European Workshop on OpenMP, Sept. 2000.
13. C.-K. Luk. Tolerating Memory Latency through Software-Controlled Pre-Execution in Simultaneous Multithreading Processors. 28th Int'l Symp. on Computer Architecture, pages 40-51, July 2001.
14. L. Meadows. Extending OpenMP to Improve Scalability for Numerical Codes. Workshop on OpenMP Applications and Tools, Aug. 2002.
15. J. Merlin. Distributed OpenMP: Extensions to OpenMP for SMP Clusters. Second European Workshop on OpenMP, 2000.
16. D. Nikolopoulos, E. Artiaga, E. Ayguadé, and J. Labarta. Exploiting Memory Affinity in OpenMP through Schedule Reuse. 3rd European Workshop on OpenMP (EWOMP'01), Sept. 2001.
17. M. Rosenblum, E. Bugnion, S. Devine, and S. A. Herrod. Using the SimOS Machine Simulator to Study Complex Computer Systems. Modeling and Computer Simulation, 7(1):78-103, 1997.
18. A. Roth and G. S. Sohi. Speculative Data-Driven Multithreading. 7th Int'l Conf. on High-Performance Computer Architecture, pages 191-202, Jan. 2001.
19. K. Sundaramoorthy, Z. Purser, and E. Rotenberg. Slipstream processors: Improving both Performance and Fault Tolerance. In Architectural Support for Programming Languages and Operating Systems, pages 257-268, 2000.
20. C. Zilles and G. Sohi. Execution-based Prediction Using Speculative Slices. 28th Int'l Symp. on Computer Architecture, July 2001.