Floating-gates transistors for precision analog circuit design: An overview

Midwest Symposium on Circuits and Systems

Volumn 2005, Issue , 2005, Pages 71-74

  Srinivasan, Venkatesh ^a   Graham, David W ^a   Hasler, Paul ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG CIRCUIT DESIGN; FLOATING-GATE TRANSISTORS;

ELECTRIC NETWORK ANALYSIS; LOGIC DESIGN;

MOSFET DEVICES;

EID: 33847153581     PISSN: 15483746     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MWSCAS.2005.1594042     Document Type: Conference Paper

References (22)

1. C. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling and chopper stabilization," Proceedings of the IEEE, vol. 84, pp. 1584-1614, Nov. 1996.
2. J. Ming and S. H. Lewis, "An 8-bit 80-Msamples/s pipelined analog-to-digital converter with background calibration," IEEE Journal of Solid-State Circuits, vol. 36, pp. 1489-1497, Oct. 2001.
3. F. Krummenacher and N. Joehl, "A 4-MHz continuous-time filter with on-chip automatic tuning," IEEE Journal of Solid-State Circuits, vol. 23, pp. 750-758, June 1998.
4. 2," Journal of Applied Physics, vol. 40, pp. 278-283, Jan. 1969.
5. T. M. S. Kinoshita, M. Nagata, and A. Iwata, "A PWM analog memory programming circuit for floating-gate MOSFETs with 75μs programming time and 11-Bit updating resolution," IEEE Journal of Solid-State Circuits, vol. 36, pp. 1286-1290, May 2003.
6. C. Duffy and P. Hasler, "Modeling hot-electron injection in PFET's," Journal of Computational Electronics, vol. 2, pp. 317-322, Dec. 2003.
7. G. Serrano, P. Smith, H. Lo, R. Chawla, T. Hall, C. Twigg, and P. Hasler, "Automated rapid programming of large arrays of floating-gate elements," in Proceedings of the International Symposium on Circuits and Systems, vol. I, May 2004, pp. 373-376.
8. A. Bandyopadyay, G. Serrano, and P. Hasler, "Programmaing analog computational elements to 0.2% accuracy over 3.5 decades using a predictive method," Proceedings of the International Symposium on Circuits and Systems, 2005.
9. E. Sackinger and W. Guggenbuhl, "An analog trimming circuit based on a floating-gate device," IEEE Journal of Solid-State Circuits, vol. 23, pp. 1437-1440, Dec. 1988.
10. H. Nozama and S. Kokyama, "A thermionic electron emission model for charge retention in SAMOS structures," Japanese Journal of Applied Physics, vol. 21, pp. L111-L112, Feb. 1992.
11. C. Bleiker and H. Melchior, "A four-state EEPROM using floating-gate memory cell," IEEE Journal of Solid-State Circuits, vol. 22, pp. 460-463, June 1987.
12. L. R. Carley, "Trimming analog circuits using floating-gate analog MOS memory," IEEE Journal of Solid-State Circuits, vol. 24, pp. 1569-1574, Dec. 1989.
13. F. Adil, G. Serrano, and P. Hasler, "Offset removal using floating gate circuits for mixed-signal systems," in Southwest Symposium on Mixed-Signal Design, Feb. 2003, pp. 190-195.
14. V. Srinivasan, G. Serrano, J. Gray, and P. Hasler, "A precision CMOS amplifier using floating-gates for offset cancellation," accepted to Proceeding of the IEEE Custom Integrated Circuits Conference, 2005.
15. G. Serrano and P. Hasler, "A floating-gate DAC array," Proceedings of the International Symposium on Circuits and Systems, vol. 1, pp. 357-360, May 2004.
16. R. Harrison, J. Bragg, P. Hasler, B. Minch, and S. Deweerth, "A CMOS programmable analog memory-cell array using floating-gate circuit," IEEE Transactions on Circuits and Systems, vol. 48, p. 4, Jan 2001.
17. E. Ozalevli, P. Hasler, and F. Adil, "A programmable voltage-output floating-gate digital-analog converter," Proceedings of the International Symposium on Circuits and Systems, vol. 1, pp. 1064-1067, May 2004.
18. P. Brady and P. Hasler, "Investigations using floating-gate circuits for flash ADCs," Proceedings of the Mid-West Symposium on Circuits and Systems, vol. 2, pp. 83-86, August 2002.
19. A. Pereira, P. Brady, A. Bandyopadyay, and P. Hasler, "Experimental investigations of floating-gate circuits in ∑-Δ converters," Proceedings of the Mid-West Symposium on Circuits and Systems, pp. 208-211, Aug 2002.
20. A. Pereira, D. Allen, and P. Hasler, "A 0.5μm CMOS programmable discrete-time ∑-Δ modulator with floating-gate elements," Proceedings of the International Symposium on Circuits and Systems, pp. I-213-I-216, May 2004.
21. R. Chawla, G. Serrano, D. J. Allen, A. W. Pereira, and P. Hasler, "Fully differential floating-gate programmable OTAs with novel common-mode feedback," Proceedings of the International Symposium on Circuits and Systems, vol. 1, pp. 817-820, May 2004.
22. "International technology roadmap for semiconductors - 2004," http://public.itrs.net.