New radix-2 to the 4th power pipeline FFT processor

IEICE Transactions on Electronics

Volumn E88-C, Issue 8, 2005, Pages 1740-1746

  Oh, Jung Yeol ^a,b   Lim, Myoung Seob ^a  

^a Chonbuk National University   (South Korea)

^b Atree Corp   (South Korea)

Author keywords

CSD; FFT; Multiplier; Pipeline; Radix; SDF

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; FAST FOURIER TRANSFORMS; MOBILE COMPUTING; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING;

CSD; RADIX; SDF; WIRELESS OFDM APPLICATION;

PIPELINE PROCESSING SYSTEMS;

EID: 26044478910     PISSN: 09168524     EISSN: 17451353     Source Type: Journal    
DOI: 10.1093/ietele/e88-c.8.1740     Document Type: Conference Paper

References (10)

1. B.M. Bass, "A low power, high performance, 1024-point FFT processor," IEEE J. Solid-State Circuits, vol.34, no.3, pp.380-387, 1999.
2. H.F. Lo, M.D. Shieh, and C.M. Wu, "Design of an efficient FFT processor for DAB systems," IEEE Int. Symp. Circuits Syst., Proc., pp.654-657, 2001.
3. S. He and M. Torkelson, "Designing pipeline FFT processor for OFDM (de)Modulation," Proc. IEEE URSI Int. Symp. Sig. Syst. Electron., pp.257-262, 1998.
4. J. Melander, Design of SIC FFT Architectures, Linköping Studies in Science and Technology, Thesis no.618, Linköping University, Sweden, 1997.
5. J.Y. Oh, J.S. Cha, S.K. Kim, and M.S. Lim, "Implementation of orthogonal frequency division multiplexing using radix-N pipeline fast Fourier transform (FFT) processor," Jpn. J. Appl. Phys., vol.42, part 1, no.4B, pp.1-6, 2003.
6. W.C. Yey and C.W. Jen, "High-speed and low-power split-radix FFT," IEEE Trans. Signal Process., vol.51, no.3, pp.864-874, 2003.
7. K.K. Parhi, VLSI digital signal processing systems, John Wiley & Sons, USA, 1999.
8. S.M. Kim, J.G. Chung, and K.K. Parhi, "Design of low error CSD fixed-width multiplier," IEEE Int. Symp. Circuits Syst., Proc., vol.1, pp.I-69-I-72, 2002.
9. K.J. Cho, K.C. Lee, J.G. Chung, and K.K. Parhi, "Design of low-error fixed-width modified booth multiplier," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.12, no.5, pp.522-531, 2004.
10. T. Hanyu, M. Kuwahra, and T. Higuchi, "Low-power 8-valued cellular array VLSI for high-speed image processing," IEICE Trans. Electron., vol.E77-C, no.7, pp.1042-1048, July 1994.