Design challenges in multiprocessor systems-on-chip

IFIP International Federation for Information Processing

Volumn 225, Issue , 2006, Pages 1-8

  Wolf, Wayne ^a  

^a Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FAULT TOLERANCE; INTEGRATED CIRCUIT DESIGN; MULTIPROCESSING SYSTEMS; SILICON ON INSULATOR TECHNOLOGY; SOFTWARE DESIGN; SYSTEM-ON-CHIP;

ADVANCED DESIGNS; DESIGN CHALLENGES; HARDWARE AND SOFTWARE DESIGNS; INTEGRATED SYSTEMS; MULTIPROCESSOR SYSTEM ON CHIPS; MULTIPROCESSOR SYSTEMS ON CHIPS; REAL-TIME TASKS; STRINGENT REQUIREMENT;

EMBEDDED SYSTEMS;

EID: 33846672047     PISSN: 15715736     EISSN: None     Source Type: Book Series    
DOI: 10.1007/978-0-387-39362-9_1     Document Type: Conference Paper

References (27)

1. E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, "QNoC: QoS architecture and design process for network on chip," The Journal of Systems Architecture, 50(2-3), February 2004, pp. 105-128.
2. Francky Catthoor, Sven Wuytack, Eddy De Greef, Florin Balasa, Lode Nachtergaele, and Arnout Vandecappelle, Custom Memory Management Methodology: Exploration of Memory Organization for Embedded Multimedia System Design, Norwell MA: Kluwer Academic Publishers, 1998.
3. Marcello Coppola, Stephane Curaba, Miltos D. Grammatikakis, Giuseppe Maruccia, and Francesco Papariello, "OCCN" a network-onchip modeling and simulation framework," in Proceedings of the Conference on Design Automation and Test in Europe, vol. 3, IEEE Computer Society Press, 2004, p. 30174.
4. Bharat P. Dave and Niraj K. Jha, "COHRA: Hardware-software cosynthesis of hierarchical heterogeneous distributed embedded systems," IEEE Transactions on CAD/ICAS, 17(10), October 1998, pp. 900-919.
5. Bharat P. Dave, Ganesh Lakshminarayana, and Niraj K. Jha, "COSYN: hardware-software co-synthesis of heterogeneous distributed embedded systems," IEEE Transactions on VLSI Systems, 7(1), March 1999, pp. 92-104.
6. Petru Eles, Zebo Peng, Krzysztof Kuchcinski, and Alexa Doboli, "System level hardware/software partitioning based on simulated annealing and tabu search," Design Automation for Embedded Systems, 2, 1996, pp. 5-32.
7. Rolf Ernst, Joerg Henkel, and Thomas Benner, "Hardware-software cosynthesis for microcontrollers," IEEE Design and Test of Computers, 10(4), December 1993, pp. 64-75.
8. G. Goossens, "Application-specific networks-on-chips," in A. Jerraya and W. Wolf, eds. Multiprocessor Systems-on-Chips, Morgan Kaufman, 2004.
9. Pierre Guerrier and Alain Greiner, "A generic architecture for on-chip packet-switched interconnections," in Proceedings of the Conference on Design Automation and Test in Europe, ACM Press, 2000, pp. 250-256.
10. Rajesh K. Gupta and Giovanni De Micheli, "Hardware-software cosynthesis for digital systems," IEEE Design and Test of Computers, 10(3), September 1993, pp. 29-40.
11. Andreas Hoffman, Tim Kogel, Achim Nohl, Gunnar Braun, Oliver Schliebusch, Oliver Wahlen, Andreas Wieferink, and Heinrich Meyr, "A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language," IEEE Transactions on CAD/ICAS, 20(11), November 2001, pp. 1138-1354.
12. Wen-Mei W. Hwu and Pohua P. Chang, "Achieving high instruction cache performance with an optimizing compiler," in Proceedings of the 16th Annual International Symposium on Computer Architecture, ACM, 1989, pp. 242-251.
13. Makiko Itoh, Shigeaki Higaki, Jun Sato, Akichika Shiomi, Yoshinori Takuchi, Akira Kitajima, and Masaharu Imai, "PEAS-III: An ASIP design environment," in International Conference on Computer Design: VLSI in Computers and Processors, IEEE Computer Society Press, 2000, pp. 430-436.
14. A. Jalabert, S. Murali, L. Benini, and G. De Micheli, "xpipesCompiler: a tool for instantiating application specific networks-on-chips," in Proceedings of Design Automation and Testing in Europe Conference, IEEE, 2004, pp. 884-889.
15. Sashi Kumar, Axel Jantsch, Juha-Pekka Soininen, Martti Forsell, Mikael Millberg, Jonny Oberg, Kari Tiensyrja, and Ahmed Hemani, "A network on chip architecture and design methodology," in Proceedings of the IEEE Computer Society Annual Symposium on VLSI, IEEE Computer Society Press, 2002.
16. Se-Joong Lee, Kangmin Lee, and Hoi-Jun Yoo, "Analysis and implementation of practical, cost-effective networks-on-chips," IEEE Design & Test of Computers, 22(5), September/October 2005, pp. 422-433.
17. J. Madsen, J. Grode, P. V. Knudsen, M. E. Petersen, and A. Haxthausen, "LYCOS: The Lyngby Co-Synthesis System," Design Automation for Embedded Systems,!, 1997, pp. 195-235.
18. Scott McFarling, "Program optimization for instruction caches," Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems, ACM, 1989, pp. 183-191.
19. Object Management Group, CORBA Basics, 2006, http://www.omg.org/ gettingstarted/corbafaq.htm.
20. M. D. Osso, G. Biccari, L. Giovanni, D. Bertozzi, and L. Benini, "xpipes: A latency insensitive parameterized network-on-chip architecture for multi-processor SoCs," in Proceedings of the 21st International Conference on Computer Design, IEEE Computer Society Press, 2003, pp. 536-539.
21. Preeti Ranjan Panda, Nikil D. Dutt, and Alexandru Nicolau, "Memory data organization for improved cache performance in embedded processor applications," ACM Transactions on Design Automation of Electronic Systems, 2(4), October 1997, pp. 384-409.
22. Preeti Ranjan Panda, Nikil D. Dutt, and Alexandru Nicolau, "On-chip vs. off-chip memory: The data partitioning problem in embedded processor-based systems," ACM Transactions on Design Automation of Embedded Systems, 5(3), July 2000, pp. 682-704.
23. Toshiyuki Sasaki, Shinsuke Kobayashi, Tomohide Maeda, Makkiko Itoh, Yoshinori Takeushi, and Masahiru Imai, "Rapid prototyping of complex instructions for embedded processors using PEAS-III," in Proceedings, SASIMI 2001, October, 2001, pp. 61-66.
24. Douglas C. Schmidt and Fred Kuhns, "An overview of the real-time CORBA specification," IEEE Computer, 33(6), June 2000, pp. 56-63.
25. S. Vercauteren, B. Lin, and H. De Man, "A strategy for real-time kernel support in application-specific HW/SW embedded architectures," in Proceedings, 33rd Design Automation Conference, ACM Press, 1996, pp. 678-683.
26. Wayne Wolf, "An architectural co-synthesis algorithm for distributed embedded computing systems," IEEE Transactions on VLSI Systems, 5(2 June 1997, pp. 218-29.
27. Jiang Xu, Wayne Wolf, Joerg Henkel, and Srimat Chakradhar, "A design methodology for application-specific networks-on-chips," ACM Transactions on Embedded Computing Systems, to appear in the Special Issue on Multiprocessor Systems-on-Chips.