Advanced analysis techniques for cross-product coverage

Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT

Volumn 2005, Issue , 2005, Pages 229-236

  Azatchi, Hezi ^a   Fournier, Laurent ^a   Ziv, Avi ^a   Zohar, Keren ^a  

^a IBM HAIFA RESEARCH LAB   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

HIGH LEVEL LANGUAGES; INFORMATION RETRIEVAL; LOGIC DESIGN; QUERY LANGUAGES; USER INTERFACES;

COVERAGE ANALYSIS; QUASI HOLE ANALYSIS; VERIFICATION PROCESS;

QUALITY OF SERVICE;

EID: 33846646048     PISSN: 15526674     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HLDVT.2005.1568842     Document Type: Conference Paper

References (12)

1. L. Fournier, Y. Arbetman, and M. Levinger, "Functional verification methodology for microprocessors using the Genesys test-program generator," in Proceedings of the 1999 Design, Automation and Test in Europe Conference, March 1999, pp. 434-441.
2. B. Beizer, "The Pentium bug, an industry watershed," Testing Techniques Newsletter, On-Line Edition, September 1995.
3. A. Aharon, D. Goodman, M. Levinger, Y. Lichtenstein, Y. Malka, C. Metzger, M. Molcho, and G. Shurek, "Test program generation for functional verification of PowerPC processors in IBM," in Proceedings of the 32nd Design Automation Conference, June 1995, pp. 279-285.
4. A. Ahi, G. Burroughs, A. Gore, S. LaMar, C. Linand, and A. Wieman, "Design verification of the HP9000 series 700 PARISC workstations," Hewlett-Packard Journal, vol. 14, no. 8, August 1992.
5. A. Piziali, Functional Verification Coverage Measurement and Analysis. Springer, 2004.
6. A. Hajjar, T. Chen, I. Munn, A. Andrews, and M. Bjorkman, "High quality behavioral verification using statistical stopping criteria," in Proceedings of the 2001 Design, Automation and Test in Europe Conference, March 2001, pp. 411-418.
7. R. Grinwald, E. Harel, M. Orgad, S. Ur, and A. Ziv, "User defined coverage - a tool supported methodology for design verification," in Proceedings of the 35th Design Automation Conference, June 1998, pp. 158-165.
8. S. Asaf, E. Marcus, and A. Ziv, "Defining coverage views to improve functional coverage analysis," in Proceedings of the 41st Design Automation Conference, June 2004, pp. 41-44.
9. O. Lachish, E. Marcus, S. Ur, and A. Ziv, "Hole analysis for functional coverage data," in Proceedings of the 39th Design Automation Conference, June 2002, pp. 807-812.
10. S. Fine and A. Ziv, "Coverage directed test generation for functional verification using Bayesian networks," in Proceedings of the 40th Design Automation Conference, June 2003, pp. 286-291.
11. A. Adir, H. Azatchi, E. Bin, O. Peled, and K. Shoikhet, "A generic micro-architectural test plan approach for microprocessor verification," in Proceedings of the 42nd Design Automation Conference, June 2005, pp. 769-774.
12. S. Fine and A. Ziv, "Enhancing the control and efficiency of the covering process," in Proceedings of the High-Level Design Validation and Test Workshop, November 2003, pp. 96-101.