An SEU-robust configurable logic block for the implementation of a radiation-tolerant FPGA

IEEE Transactions on Nuclear Science

Volumn 53, Issue 6, 2006, Pages 3408-3416

  Bonacini, Sandro ^a,b,c   Faccio, Federico ^a,c   Kloukinas, Kostas ^a,c   Marchioro, Alessandro ^a,c  

^a IEEE   (Switzerland)

^b GRENOBLE INSTITUTE OF TECHNOLOGY   (France)

^c CERN   (Switzerland)

Author keywords

FPGA; Radiation tolerant; SET; SEU robust

Indexed keywords

COMBINATORIAL LOGIC; LOGIC BLOCK; RADIATION TOLERANCE;

BOOLEAN ALGEBRA; COMBINATORIAL CIRCUITS; HEAVY IONS; ION BEAMS; LOGIC CIRCUITS; ROBUSTNESS (CONTROL SYSTEMS);

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 33846329767     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2006.884097     Document Type: Conference Paper

References (23)

1. C. Yui, G. Swift, and C. Carmichael, "Single-Event upset susceptibility testing of the xilinx virtex II FPGA," in Proc. Military and Aerospace Programmable Logic Device (MAPLD) Int. Conf., Laurel, MD, Sep. 2002.
2. R. Katz, G. Swift, and D. Shaw, "Total dose responses of actel 1020B and 1280A field programmable gate arrays (FPGAs)," in Proc. Radiation and its Effect on Components and Systems (RADECS), Arcachon, France, Sep. 1995, p. 412.
3. J. Wang, "Radiation effects in FPGAs," in Proc. 9th Workshop on Electronics for LHC Experiments, Amsterdam, The Netherlands, Oct. 2003.
4. R. Koga, "Single event functional interrupt (SEFI) sensitivity in eeproms," in Proc. Military and Aerospace Programmable Logic Device (MAPLD)Int. Conf., Greenbelt,MD, Sep. 1998, NASA Goddard Space Flight Center.
5. J. Wang, W. Wong, S. Wolday, B. Cronquist, J. McCollum, R. Katz, and I. Kleyner, "Single event upset and hardening in 0.15 μm antifuse-based field programmable gate array," IEEE Trans. Nucl. Sci., vol. 50, no. 6, pp. 2158-2166, Dec. 2003.
6. C. Yui, G. Swift, C. Charmichael, R. Koga, and J. George, "SEU mitigation testing of xilinx virtex II FPGAs," in Proc. IEEE Radiation Effects Data Workshop, Monterey, CA, Jul. 2003, pp. 92-97.
7. G. Anelli, "Design and Characterization of Radiation Tolerant Integrated Circuits in Deep Submicron CMOS Technologies for the LHC Experiments," Ph.D. dissertation, Insitut National Polytechnique de Grenoble, Grenoble, France, Dec. 2000.
8. K. Kloukinas, F. Faccio, A. Marchioro, and P. Moreira, "Development of a radiation tolerant 2.0 V standard cell library using a commercial deep submicron CMOS technology for the LHC experiments," in Proc. 4th Workshop on Electronics for LHC Experiments, Rome, Italy, Sep. 1998.
9. S. Buchner, M. Baze, D. Brown, D. McMorrow, and J. Melinger, "Comparison of error rates in combinational and sequential logic," IEEE Trans. Nucl. Sci., vol. 44, no. 6, pp. 2209-2216, Dec. 1997.
10. K. Kloukinas, P. Aspell, D. Barney, S. Bonacini, and S. Reynaud, "Kchip: A radiation tolerant digital data concentrator chip for the CMS preshower detector," in Proc. 9th Workshop on Electronics for LHC Experiments, Amsterdam, The Netherlands, Oct. 2003.
11. T. Calin, M. Nicolaidis, and R. Velazco, "Upset hardened memory design for submicron CMOS technology," IEEE Trans. Nucl. Sci., vol. 43, no. 6, pp. 2874-2878, Dec. 1996.
12. G. Gagliardi, "Measurement of SEU on the module controller chip of the ATLAS pixel detector," in Proc. 5th Int. Meeting on Front-End Electronics, Snowmass, CO, Jun. 2003.
13. D. Blum, M. Myjak, and J. Delgado-Frias, "Enhanced fault-tolerant data latches for deep submicron CMOS," in Proc. Int. Conf. Computer Design (CDES), Las Vegas, NV, Jun. 2005, pp. 28-34.
14. K. Hass and J. Piepmeier, "An ultra-low power, radiation tolerant, high speed correlator," in Proc. 11th NASA VLSI Design Symp., Coeur D'Alene, ID, May 2003.
15. S. Whitaker, J. Canaris, and K. Liu, "SEU hardened memory cells for a CCSDS reed solomon encoder," IEEE Trans. Nucl. Sci., vol. 38, no. 6, pp. 1471-1477, Dec. 1991.
16. W. Wang and H. Gong, "Edge triggered pulse latch design with delayed latching edge for radiation hardened application," IEEE Trans. Nucl. Sci., vol. 51, no. 6, pp. 3626-3630, Dec. 2004.
17. S. Niranjan and J. Frenzel, "A comparison of fault-tolerant state machines architectures for space-borne electronics," IEEE Trans. Reliab., vol. 45, no. 1, pp. 109-113, Mar. 1996.
18. R. Shuler, C. Kouba, and P. O'Neill, "SEU performance of TAG based flip-flops," IEEE Trans. Nucl. Sci., vol. 52, no. 6, pp. 2550-2553, Dec. 2005.
19. J. Rose, A. El Gamal, and A. Sangiovanni-Vincetelli, "Architecture of field-programmable gate arrays," in Proc. IEEE, Jul. 1993, vol. 81, no. 7, pp. 1013-1028.
20. M. Huhtinen and F. Faccio, "Computational method to estimate Single Event Upset rates in an accelerator environment," Nucl. Instrum. Methods Phys. Res. A, no. A450, pp. 155-172, June 2000.
21. G. Berger, G. Ryckewaert, R. Harboe-Sorensen, and L. Adams, "The heavy ion irradiation facility at CYCLONE - A dedicated SEE beam line," in Proc. IEEE Radiation Effects Data Workshop, Indian Wells, CA, Jul. 1996, pp. 78-83.
22. K. Hagiwara, Physical Review D ser. III, The American Physical Society, Jul. 2002, vol. 66, no. 1-1, pp. 010 001-229, I, ch. 31-Statistics.
23. F. Faccio, K. Kloukinas, A. Marchioro, T. Calin, J. Cosculluela, M. Nicolaidis, and R. Velazco, "Single event effects in static and dynamic registers in a 0.25 μm CMOS technology," IEEE Trans. Nucl. Sci., vol. 46, no. 6, pp. 1434-1439, Dec. 1999.