A comparison of fault-tolerant state machine architectures for space-borne electronics

IEEE Transactions on Reliability

Volumn 45, Issue 1, 1996, Pages 109-113

  Niranjan, Shailesh ^a,b   Frenzel, James F ^a,b  

^a Cirrus Logic   (United States)

^b Cirrus Logic   (United States)

Author keywords

Fault tolerant vlsi; Radiation immunity; Space electronics

Indexed keywords

CONTROL EQUIPMENT; ERROR ANALYSIS; FAILURE ANALYSIS; FLIP FLOP CIRCUITS; RADIATION EFFECTS; SEQUENTIAL CIRCUITS; VLSI CIRCUITS;

FAULT TOLERANT STATE MACHINE ARCHITECTURE; RADIATION IMMUNITY; SPACE BORNE ELECTRONICS;

INTEGRATED CIRCUIT LAYOUT;

EID: 0030104113     PISSN: 00189529     EISSN: None     Source Type: Journal    
DOI: 10.1109/24.488925     Document Type: Article

References (17)

1. J. Srour, J. McGarrity, "Radiation effects on microelectronics in space", Proc. IEEE, 1988 Nov, pp 1443-1469.
2. S. Derns, B. Shafer, "The design of radiation-hardened ICs for space: A compendium of approaches", Proc. IEEE, 1988 Nov, pp 1443-1469.
3. T. Ma, P. Dressendorfer, Ionizing Radiation Effects in MOS Devices and Circuits, 1989, ch 9: John Wiley & Sons.
4. D. Armstrong, "A general method of applying error correction to synchronous digital systems", Bell System Tech. J., vol 40, 1961 Mar, pp 577-593.
5. [5J R. Russo, "Synthesis of error-tolerant counters using minimum distance three state assignments", IEEE Tram. Computers, vol EC-14, 1965 Jun, pp 359-366.
6. J. Beister, "On the implementation of failure-tolerant counters", IEEE Trans. Computers, vol C-17, 1968 Sep, pp 885-886.
7. I. Reed, A. Chiang, "Coding techniques for failure-tolerant counters", IEEE Trans. Computers, vol C-19, 1970 Nov, pp 1035-1038.
8. Y. Tohma, S. Aoyagi, "Failure-tolerant sequential machines with past information", IEEE Trans. Computers, vol C-20, 1971 Apr, pp 392-396.
9. R. Larsen, I. Reed, ' 'Redundancy by coding versus redundancy by replication for failure-tolerant sequential circuits", IEEE Trans. Computers, vol C-21, 1972 Feb, pp 130-137.
10. G. Maki, étal, "Reliable sequential circuit design", Circuits and Systems, 1975 Jun, pp 6-10.
11. A. Sen Gupta, et al, "Realization of fault-tolerant and fail safe sequential machines", IEEE Trans, Computers, vol C-26, 1977 Jan, pp 91-96.
12. J. Meyer, "Fault-tolerant sequential machines", IEEE Trans. Computers, vol C-20, 1971 Oct, pp 1167-1177.
13. R. Leveugle, G. Saucier, "Optimized synthesis of concurrently checked controllers",1EEE Trans. Computers, vol 39, 1990 Apr, pp 419-425.
14. L. Holmquist, L. Kinney, "Concurrent error detection for restricted fault sets in sequential circuits and microprogrammed control units using convolution codes", Proc. Int'l Test Conf, 1991 Oct, pp 926-935.
15. nd Ann. Symp. Fault-Tolerant Computing, 1992 Jul, pp 306-315.
16. R. Leveugle, et al, "A synthesis tool for fault-tolerant finite state machines", Proc. 23rd Ann. Symp. Fault-Tolerant Computing, 1993 Jun, pp 502-511.
17. S. Yang, "Logic synthesis and optimization benchmarks user guide", Tech Report, ver 3.0, 1991 Jan; Microelectronics Center of North Carolina.