|
Volumn 2003-January, Issue , 2003, Pages 92-97
|
SEU mitigation testing of Xilinx Virtex II FPGAs
|
Author keywords
[No Author keywords available]
|
Indexed keywords
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
HEAVY IONS;
INTEGRATED CIRCUIT DESIGN;
PROTON IRRADIATION;
RADIATION HARDENING;
RECONFIGURABLE HARDWARE;
SPACE FLIGHT;
COMMERCIAL APPLICATIONS;
MITIGATION SCHEMES;
NON-INTRUSIVE;
PARTIAL RECONFIGURATION;
PROGRAMMABLE LOGIC;
RECONFIGURABLE;
SINGLE EVENT UPSETS;
STATE INFORMATION;
RADIATION EFFECTS;
|
EID: 77649312126
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/REDW.2003.1281354 Document Type: Conference Paper |
Times cited : (62)
|
References (7)
|