메뉴 건너뛰기




Volumn 42, Issue 1, 2007, Pages 74-82

Hierarchical power distribution with power tree in dozens of power domains for 90-nm low-power multi-CPU SoCs

Author keywords

Common power domain; Fine grained power gating; Hierarchical power distribution; Leakage reduction; Low power; SoC

Indexed keywords

COMMON POWER DOMAIN; FINE-GRAINED POWER GATING; HIERARCHICAL POWER DISTRIBUTION; LEAKAGE REDUCTION; LOW POWER;

EID: 33846247851     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.885057     Document Type: Article
Times cited : (36)

References (19)
  • 1
    • 0024754187 scopus 로고
    • Matching properties of MOS transistors
    • Oct
    • M. J. M. Pelgrom et al., "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1433-1439, Oct. 1989.
    • (1989) IEEE J. Solid-State Circuits , vol.24 , Issue.5 , pp. 1433-1439
    • Pelgrom, M.J.M.1
  • 2
    • 0030647286 scopus 로고    scopus 로고
    • Dual threshold voltages and substrate bias: Keys to high performance, low power, 0.1 μm logic designs
    • S. Thompson et al., "Dual threshold voltages and substrate bias: Keys to high performance, low power, 0.1 μm logic designs," in Symp. VLSI Technology Dig. Tech. Papers, 1997, pp. 69-70.
    • (1997) Symp. VLSI Technology Dig. Tech. Papers , pp. 69-70
    • Thompson, S.1
  • 3
    • 0033221245 scopus 로고    scopus 로고
    • An 18-μA standby current 1.8-V, 200-MHz microprocessor with self-substrate-biased data-retention mode
    • Nov
    • H. Mizuno et al., "An 18-μA standby current 1.8-V, 200-MHz microprocessor with self-substrate-biased data-retention mode," IEEE J. Solid-State Circuits, vol. 34, no. 11, pp. 1492-1500, Nov. 1999.
    • (1999) IEEE J. Solid-State Circuits , vol.34 , Issue.11 , pp. 1492-1500
    • Mizuno, H.1
  • 4
    • 0036949550 scopus 로고    scopus 로고
    • Standby power management for a 0.18- μm microprocessor
    • L. Clark et al., "Standby power management for a 0.18- μm microprocessor," in Proc. ISLPED, 2002, pp. 7-12.
    • (2002) Proc. ISLPED , pp. 7-12
    • Clark, L.1
  • 5
    • 0038306346 scopus 로고    scopus 로고
    • 16.7 fA/cell tunnel-leakage-suppressed 16 Mb SRAM for handling cosmic-ray-induced multi-errors
    • K. Osada et al., "16.7 fA/cell tunnel-leakage-suppressed 16 Mb SRAM for handling cosmic-ray-induced multi-errors," in IEEE ISSCC Dig. Tech. Papers, 2003, pp. 302-303.
    • (2003) IEEE ISSCC Dig. Tech. Papers , pp. 302-303
    • Osada, K.1
  • 6
    • 5344239345 scopus 로고
    • 256 Mb DRAM technology for file application
    • G. Kitsukawa et al., "256 Mb DRAM technology for file application," in IEEE ISSCC Dig. Tech. Papers, 1993, pp. 48-49.
    • (1993) IEEE ISSCC Dig. Tech. Papers , pp. 48-49
    • Kitsukawa, G.1
  • 7
    • 0027700917 scopus 로고
    • Subthreshold current reduction for decoded-driver by self-reverse biasing
    • Nov
    • T. Kawahara et al., "Subthreshold current reduction for decoded-driver by self-reverse biasing," IEEE J. Solid-State Circuits, vol. 28, no. 11, pp. 1136-1144, Nov. 1993.
    • (1993) IEEE J. Solid-State Circuits , vol.28 , Issue.11 , pp. 1136-1144
    • Kawahara, T.1
  • 8
    • 85051964495 scopus 로고
    • IV high-speed digital circuit technology with 0.5 μm multi-threshold CMOS
    • S. Mutoh et al., "IV high-speed digital circuit technology with 0.5 μm multi-threshold CMOS," in Proc. ASIC Conf. and Exhibit, 1993, pp. 186-189.
    • (1993) Proc. ASIC Conf. and Exhibit , pp. 186-189
    • Mutoh, S.1
  • 9
    • 0029359285 scopus 로고
    • 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS
    • Aug
    • S. Mutoh et al., "1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS," IEEE J. Solid-State Circuits, vol. 30, no. 8, pp. 847-854, Aug. 1995.
    • (1995) IEEE J. Solid-State Circuits , vol.30 , Issue.8 , pp. 847-854
    • Mutoh, S.1
  • 10
    • 0347346113 scopus 로고    scopus 로고
    • Suppression of stand-by tunnel current in ultrathin gate oxide MOSFETs by dual oxide thickness MTCMOS (DOT-MTCMOS)
    • Sep
    • T. Inukai et al., "Suppression of stand-by tunnel current in ultrathin gate oxide MOSFETs by dual oxide thickness MTCMOS (DOT-MTCMOS)," in Extended Abstract 1999 Int. Conf. Solid State Devices and Materials, Sep. 1999, pp. 264-265.
    • (1999) Extended Abstract 1999 Int. Conf. Solid State Devices and Materials , pp. 264-265
    • Inukai, T.1
  • 11
    • 0242611643 scopus 로고    scopus 로고
    • μI/O architecture for 0.13- μm wide-voltage-range System-on-a-Package (SoP) designs
    • Y. Kanno et al., " μI/O architecture for 0.13- μm wide-voltage-range System-on-a-Package (SoP) designs," in Symp. VLSI Circuits Dig. Tech. Papers, 2002, pp. 168-169.
    • (2002) Symp. VLSI Circuits Dig. Tech. Papers , pp. 168-169
    • Kanno, Y.1
  • 12
    • 2442702703 scopus 로고    scopus 로고
    • A resume-standby application processor for 3G cellular phone
    • T. Kamei et al., "A resume-standby application processor for 3G cellular phone," in IEEE ISSCCDig. Tech. Papers, 2004, pp. 336-337.
    • (2004) IEEE ISSCCDig. Tech. Papers , pp. 336-337
    • Kamei, T.1
  • 13
    • 28144444694 scopus 로고    scopus 로고
    • 90-nm low leakage SoC design techniques for wireless applications
    • P. Royannez et al., "90-nm low leakage SoC design techniques for wireless applications," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 138-139.
    • (2005) IEEE ISSCC Dig. Tech. Papers , pp. 138-139
    • Royannez, P.1
  • 14
    • 39749194094 scopus 로고    scopus 로고
    • Hierarchical power distribution with 20 power domains in 90-nm low-power multi-CPU Processor
    • Y. Kanno et al., "Hierarchical power distribution with 20 power domains in 90-nm low-power multi-CPU Processor," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 540-541.
    • (2006) IEEE ISSCC Dig. Tech. Papers , pp. 540-541
    • Kanno, Y.1
  • 15
    • 33846237081 scopus 로고    scopus 로고
    • Resume-standby application processor for 3G cellular phones with low power clock distribution and on-chip memory activation control
    • M. Ishikawa et al., "Resume-standby application processor for 3G cellular phones with low power clock distribution and on-chip memory activation control," in Proc. COOL Chips VII, 2004, pp. 340-351.
    • (2004) Proc. COOL Chips , vol.7 , pp. 340-351
    • Ishikawa, M.1
  • 16
    • 33645754708 scopus 로고    scopus 로고
    • Low-power design of 90-nm SuperH processor core
    • T. Yamada et al., "Low-power design of 90-nm SuperH processor core," in Proc. ICCD, 2005, pp. 258-263.
    • (2005) Proc. ICCD , pp. 258-263
    • Yamada, T.1
  • 17
    • 39749192063 scopus 로고    scopus 로고
    • A power management scheme controlling 20 power domains for a single chip mobile processor
    • T. Hattori et al., "A power management scheme controlling 20 power domains for a single chip mobile processor," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 542-543.
    • (2006) IEEE ISSCC Dig. Tech. Papers , pp. 542-543
    • Hattori, T.1
  • 18
    • 2442719367 scopus 로고    scopus 로고
    • A 300-MHz 25 μA/Mb leakage on-chip SRAM module featuring process-variation immunity and low-leakage-active mode for mobiles-phone application processor
    • M. Yamaoka et al., "A 300-MHz 25 μA/Mb leakage on-chip SRAM module featuring process-variation immunity and low-leakage-active mode for mobiles-phone application processor," in IEEE ISSCC Dig. Tech. Papers, 2004, pp. 494-495.
    • (2004) IEEE ISSCC Dig. Tech. Papers , pp. 494-495
    • Yamaoka, M.1
  • 19
    • 25844527781 scopus 로고    scopus 로고
    • Low-power embedded SRAM modules with expanded margins for writing
    • M. Yamaoka et al., "Low-power embedded SRAM modules with expanded margins for writing," in IEEE ISSCCDig. Tech. Papers, 2005, pp. 480-481.
    • (2005) IEEE ISSCCDig. Tech. Papers , pp. 480-481
    • Yamaoka, M.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.