Robust analog/RF circuit design with projection-based performance modeling

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 26, Issue 1, 2007, Pages 2-15

  Li, Xin ^a,b   Gopalakrishnan, Padmini ^a,b   Xu, Yang ^a,c   Pileggi, Lawrence T ^a,b,c  

^a IEEE   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

^c QUALCOMM INC   (United States)

Author keywords

Analog RF circuit; Circuit optimization; Performance model; Robust design

Indexed keywords

CIRCUIT OPTIMIZATION; GEOMETRIC PROGRAMMING; PERFORMANCE MODELS; ROBUST DESIGN;

ALGORITHMS; COMPUTER AIDED DESIGN; COMPUTER SIMULATION; CONSTRAINT THEORY; ITERATIVE METHODS; OPTIMIZATION; POLYNOMIAL APPROXIMATION; ROBUSTNESS (CONTROL SYSTEMS);

INTEGRATED CIRCUIT MANUFACTURE;

EID: 33846234230     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2006.882513     Document Type: Article

References (34)

1. G. Gielen and R. Rutenbar, "Computer-aided design of analog and mixed-signal integrated circuits," Proc. IEEE, vol. 88, no. 12, pp. 1825-1852, Dec. 2000.
2. W. Nye, D. Riley, A. Sangiovanni-Vincentelli, and A. Tits, "DELIGHT. SPICE: An optimization-based system for the design of integrated circuits," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 7, no. 4, pp. 501-519, Apr. 1988.
3. M. Krasnicki, R. Phelps, R. Rutenbar, and L. Carley, "MAELSTROM: Efficient simulation-based synthesis for custom analog cells," in Proc. IEEE/ACM Des. Autom. Conf., 1999, pp. 945-950.
4. R. Phelps, M. Krasnicki, R. Rutenbar, L. Carley, and J. Hellums, "Anaconda: Simulation-based synthesis of analog circuits via stochastic pattern search," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 19, no. 6, pp. 703-717, Jun. 2000.
5. M. Krasnicki, R. Phelps, J. Hellums, M. McClung, R. Rutenbar, and L. Carley, "ASP: A practical simulation-based methodology for the synthesis of custom analog circuits," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2001, pp. 350-357.
6. G. Plas, G. Debyser, F. Leyn, K. Lampaert, J. Vandenbussche, G. Gielen, W. Sansen, P. Veselinovic, and D. Leenaerts, "AMGIE - A synthesis environment for CMOS analog integrated circuits," IEEE Trans. Comput.Aided Design Integr. Circuits Syst., vol. 20, no. 9, pp. 1037-1058, Sep. 2001.
7. K. Francken and G. Gielen, "A high-level simulation and synthesis environment for AS modulators," IEEE Trans. Comput. -Aided Design Integr. Circuits Syst., vol. 22, no. 8, pp. 1049-1061, Aug. 2003.
8. M. Hershenson, S. Mohan, S. Boyd, and T. Lee, "Optimization of inductor circuits via geometric programming," in Proc. IEEE/ACM Des. Autom. Conf., 1999, pp. 994-998.
9. M. Hershenson, A. Hajimiri, S. Mohan, S. Boyd, and T. Lee, "Design and optimization of LC oscillators," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 1999, pp. 65-69.
10. M. Hershenson, S. Boyd, and T. Lee, "Optimal design of a CMOS Op-Amp via geometric programming," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 20, no. 1, pp. 1-21, Jan. 2001.
11. S. Boyd and L. Vandenberghe, Convex Optimization. Cambridge, U.K.: Cambridge Univ. Press, 2004.
12. S. Director, P. Feldmann, and K. Krishna, "Statistical integrated circuit design," IEEE J. Solid-State Circuits, vol. 28, no. 3, pp. 193-202, Mar. 1993.
13. Z. Wang and S. Director, "An efficient yield optimization method using a two step linear approximation of circuit performance," in Proc. IEEE Eur. Des. Test Conf., 1994, pp. 567-571.
14. F. Schenkel, M. Pronath, S. Zizala, R. Schwencker, H. Graeb, and K. Antreich, "Mismatch analysis and direct yield optimization by specwise linearization and feasibility-guided search," in Proc. IEEE/ACM Des. Autom. Conf., 2001, pp. 858-863.
15. K. Antreich, H. Graeb, and C. Wieser, "Circuit analysis and optimization driven by worst-case distances," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 13, no. 1, pp. 57-71, Jan. 1994.
16. A. Seifi, K. Ponnambalam, and J. Vlach, "A unified approach to statistical design centering of integrated circuits with correlated parameters," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 46, no. 1, pp. 190-196, Jan. 1999.
17. A. Dharchoudhury and S. Kang, "Worst-case analysis and optimization of VLSI circuit performances," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 14, no. 4, pp. 481-492, Apr. 1995.
18. G. Debyser and G. Gielen, "Efficient analog circuit synthesis with simultaneous yield and robustness optimization," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 1998, pp. 308-311.
19. T. Mukherjee, L. Carley, and R. Rutenbar, "Efficient handling of operating range and manufacturing line variations in analog cell synthesis," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 19, no. 8, pp. 825-839, Aug. 2000.
20. G. Box and N. Draper, Empirical Model-Building and Response Surfaces. Hoboken, NJ: Wiley, 1987.
21. R. Myers and D. Montgomery, Response Surface Methodology: Process and Product Optimization Using Designed Experiments. New York: Wiley Interscience, 2002.
22. W. Daems, G. Gielen, and W. Sansen, "Simulation-based automatic generation of signomial and posynomial performance models for analog integrated circuit sizing," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2001, pp. 70-74.
23. _, "A fitting approach to generate symbolic expressions for linear and nonlinear analog circuit performance characteristics," in Proc. IEEE/ACM Des., Autom. Test Eur., 2002, pp. 268-273.
24. _, "An efficient optimization-based technique to generate posynomial performance models for analog integrated circuits," in Proc. IEEE/ACM Des. Autom. Conf., 2002, pp. 431-436.
25. T. Eeckelaert, W. Daems, G. Gielen, and W. Sansen, "Generalized posynomial performance modeling," in Proc. IEEE/ACM Des., Autom. Test Eur., 2003, pp. 250-255.
26. G. Golub and C. Loan, Matrix Computations. Baltimore, MD: Johns Hopkins Univ. Press, 1996.
27. Y. Saad, Iterative Methods for Sparse Linear Systems. New York: PWS, 1996.
28. H. Graeb, S. Zizala, J. Eckmueller, and K. Antreich, "The sizing rules method for analog integrated circuit design," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2001, pp. 343-349.
29. G. Stehr, M. Pronath, F. Schenkel, H. Graeb, and K. Antreich, "Initial sizing of analog integrated circuits by centering within topology-given implicit specifications," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2003, pp. 241-246.
30. X. Li, J. Le, P. Gopalakrishnan, and L. Pileggi, "Asymptotic probability extraction for non-Normal distributions of circuit performance," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2004, pp. 2-9.
31. X. Li, J. Le, L. Pileggi, and A. Strojwas, "Projection-based performance modeling for inter/intra-die variations," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2005, pp. 721-727.
32. A. Hedayat, N. Sloane, and J. Stufken, Orthogonal Arrays: Theory and Applications. New York: Springer-Verlag, 1999.
33. G. Seber, Multivariate Observations. Hoboken, NJ: Wiley, 1984.
34. K. Low and S. Director, "An efficient methodology for building macro-models of IC fabrication processes," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 8, no. 12, pp. 1299-1313, Dec. 1989.