A fine-grain scalable and low memory cost variable block size motion estimation architecture for H.264/AVC

IEICE Transactions on Electronics

Volumn E89-C, Issue 12, 2006, Pages 1928-1936

  Liu, Zhenyu ^a   Song, Yang ^b   Ikenaga, Takeshi ^b   Goto, Satoshi ^b  

^a Kitakyushu Found Adv I S/T   (Japan)

^b WASEDA UNIVERSITY   (Japan)

Author keywords

AVC; H.264; Variable block size motion estimation; VLSI architecture

Indexed keywords

DATA STORAGE EQUIPMENT; ELECTRIC POWER UTILIZATION; PARALLEL PROCESSING SYSTEMS; SEARCH ENGINES;

CLOCK FREQUENCY; H.264; VARIABLE BLOCK SIZE MOTION ESTIMATION;

MOTION ESTIMATION;

EID: 33845594880     PISSN: 09168524     EISSN: 17451353     Source Type: Journal    
DOI: 10.1093/ietele/e89-c.12.1928     Document Type: Conference Paper

References (16)

1. J. Ostermann, J. Bormans, P. List, D. Marpe, M. Narroschke, F. Pereira, T. Stockhammer, and T. Wedi, "Video coding with H.264/AVC: Tools, performance, and complexity," IEEE Circuits Syst. Mag., vol.4, no.1, pp.7-28, First Quarter 2004.
2. T. Wiegand, G.J. Sullivan, G. Bjøntegaard, and A. Luthra, "Overview of the H.264/AVC video coding standard," IEEE Trans. Circuits Syst. Video Technol., vol.13, no.7, pp.560-576, July 2003.
3. T. Wiegand, G. Sullivan, and A. Luthra, Draft ITU-T recommendation and final draft international standard of joint video specification (ITU-T Rec. H.264 - ISO/IEC 14496-10 AVC), 2003.
4. P.M. Kuhn, "Fast MPEG-4 motion estimation: Processor based and flexible VLSI implementations," J. VLSI Signal Processing, vol.23, no.1, pp.67-92, Oct. 1999.
5. T. Komarek and P. Pirsch, "Array architectures for block matching algorithms," IEEE Trans. Circuits Syst., vol.36, no.10, pp.1301-1308, Oct. 1989.
6. C.H. Chou and Y.C. Chen, "A VLSI architecture for real-time and flexible image template matching," IEEE Trans. Circuits Syst., vol.36, no.10, pp.1336-1342, Oct. 1989.
7. S.S. Lin, P.C. Tseng, and L.G. Chen, "Low-power parallel tree architecture for full search block-matching motion estimation," ISCAS'04. Proc. 2004 International Symposium on Circuits and Systems, pp.313-316, May 2004.
8. Y.S. Jehng, L.G. Chen, and T.D. Chiueh, "An efficient and simple VLSI tree architecture for motion estimation algorithms," IEEE Trans. Signal Process., vol.41, no.2, pp.889-900, Feb. 1993.
9. Y.W. Huang, T.C. Wang, B.Y. Hsieh, and L.G. Chen, "Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264," ISCAS'03. Proc. 2003 International Symposium on Circuits and Systems, pp.796-799, May 2003.
10. M. Kim, I. Hwang, and S.I. Chae, "A fast VLSI architecture for full-search variable block size motion estimation in MPEG-4 AVC/H.264," Asia and South Pacific Design Automation Conference, 2005. Proc. ASP-DAC 2005, pp.631-634, Jan. 2005.
11. S.Y. Yap and J.V. McCanny, "A VLSI architecture for variable block size video motion estimation," IEEE Trans. Circuits Syst. II, Express Briefs, vol.51, no.7, pp.384-389, July 2004.
12. Y. Song, Z.Y. Liu, S. Goto, and T. Ikenaga, "Scalable VLSI architecture for variable block size integer motion estimation in H.264/AVC," IEICE Trans. Fundamentals, vol.E89-A, no.4, pp.979-988, April 2006.
13. J.C. Tuan, T.S. Chang, and C.W. Jen, "On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture," IEEE Trans. Circuits Syst. Video Technol., vol.12, no.1, pp.61-72, Jan. 2002.
14. ARM Corp., ARM922T™ with AHB system-on-chip platform OS processor product overview, 2001.
15. W.J. Dally and J.W. Poulton, Digital Systems Engineering, pp.462-470, Cambridge University Press, 1998.
16. C.E. Cummings, "Synthesis and scripting techniques for designing multi-asynchronous clock designs," SNUG, 2001.