Reconfigurable streaming architectures for embedded smart cameras

Proceedings of the IEEE Computer Society Conference on Computer Vision and Pattern Recognition

Volumn 2006, Issue , 2006, Pages

  Chai, Sek M ^a   Bellas, Nikolaos ^a   Kujawa, Greg ^a   Ziomek, Tom ^a   Dawson, Linda ^a   Scaminaci, Tony ^a   Dwyer, Malcolm ^a   Linzmeier, Dan ^a  

^a MOTOROLA INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAMERA DEVELOPMENT PLATFORM; HARDWARE ACCELERATORS; MEMORY-HIERARCHY CONFIGURATIONS;

CAMERAS; COMPUTER HARDWARE; COMPUTER SOFTWARE; SOFTWARE AGENTS;

COMPUTER ARCHITECTURE;

EID: 33845523082     PISSN: 10636919     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CVPRW.2006.167     Document Type: Conference Paper

References (29)

1. M. Bramberger, A. Doblander, A. Maier, B. Rinner, "Distributed Embedded Smart Cameras for Surveillance Applications," Computer, February 2006, pp. 68-75.
2. W. Wolf, B. Ozer, T. Lv, "Smart Cameras as Embedded Systems," Computer, September 2002, pp. 48-53
3. W.J. MacLean, "An Evaluation of the Suitability of FPGAs for Embedded Vision Systems", Computer Vision and Pattern Recognition (CVPR), vol 3, June 2005, pp.131-138.
4. P. Ranganathan, S. Adve, N.P. Jouppi, "Performance of image and video processing with general-purpose processors and media ISA extensions," Proceedings of the 26th Annual International Symposium on Computer Architecture (ISCA'99), May 1999, pp. 124-135.
5. S.P. Amarasinghe; W. Thies, "Architecture, languages and compilers for the Streaming Domain," PACT 2003 Tutorial, http://cag.lcs.mit.edu/ wss03/.
6. M. Bedford, et al, "Evaluation of the Raw microprocessor: An exposed-wire-delay architecture for ILP and streams," Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA'04), June 2004, pp. 2-14.
7. S. Rixner, W.J. Dally, U. J. Kapasi, et. al., "A bandwidth-efficient architecture for media processing," Proceedings of the 31st annual ACM/IEEE International Symposium on Microarchitecture, November 1998, pp. 3-13.
8. W.J. Dally, P. Hanrahan, M. Erez, et. al., "Merrimac: Supercomputing with streams", Proceedings of the SuperComputing SC'03 Conference, November 2003, Phoenix, Arizona, pp. 35-43.
9. S. Chiricescu, R. Essick, B. Lucas, et. al., "The Reconfigurable Streaming Vector Processor (RSVP™)," Proceedings of the 36th International Symposium on Microarchitecture, December 2003, pp. 141-150.
10. S. Chai, S. Chiricescu, R. Essick, et. al., "Streaming Processors for Next Generation Mobile Imaging Applications," IEEE Communications Magazine, vol 43, no 12, Dec 2005, pp. 81-89.
11. E. Caspi, M. Chu, R. Huang, et. al, "Stream Computations Organized for Reconfigurable Execution (SCORE)", Field Programmable Logic (FPL), Villach, Austria, August 2000, pp. 605-614.
12. O. Mencer, D.J. Pearce, L.W. Howes, W.Luk, "Design Space Exploration with a Stream Compiler", IEEE International Conference on Field Programmable Technology (FPT), Tokyo, December 2003, pp.270-277.
13. M. Gokhale, J. Sone, J. Arnold, M. Kalinowski, "Stream-Oriented FPGA Computing in the Streams-C High Level Language", Field Programmable Custom Computing Machines (FCCM), pp 49-56, 2000.
14. D. Bursky, "Spring 'board' to FPGA design success," Electronic Design, vol 54, no 3, Feb 16, 2006, pp.53-62.
15. M. Vidiu, G. Venkataramani, T. Chelcea, S.C. Goldstein. Spatial Computation. Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Boston, MA, October 9-13, 2004, pp. 14- 26.
16. N. Bellas, S. Chai, M. Dwyer, and D. Linzmeier, "Template-Based Generation of Streaming Accelerators from a High Level Representation," Field Programmable Custom Computing Machines (FCCM) poster, April 2006, 2 pages.
17. V. Kathail, S. Aditya, R. Schreiber, B. Ramakrishna Rau, B.C. Cronquist, M. Sivaraman, "PICO: automatically designing custom computers", Computer, vol 35, no 9, Sept. 2002, pp. 39-47.
18. S. Chai, N. Bellas, M. Dwyer, D. Linzmeier, "Stream Memory Subsystem in Reconfigurable Platforms", Workshop on Architecture Research on FPGA Platforms, Austin, TX, February 2005, 4 pages.
19. N. Bellas, S. Chai, M. Dwyer, and D. Linzmeier, "FPGA implementation of a license plate recognition SoC using automatically generated streaming accelerators," Reconfigurable Architecture Workshop, Rhodes Island, Greece, April 2006, 4 pages.
20. M. Sen, I. Corretjer, F. Haim, et. al, "Computer Vision on FPGAs: Design Methodology and its Application to Gesture Recognition", Computer Vision and Pattern Recognition (CVPR), June 2005, pp. 133-140.
21. S. Chai, A. López-Lagunas, "Streaming I/O for Imaging Applications", IEEE International Conference on Computer Architecture for Machine Perception, Palermo, Italy, July 2005, pp. 178-183.
22. A. López-Lagunas, S. Chai, "Memory Bandwidth Optimization through Stream Descriptors", Memory Performance: Dealing with Applications, Systems and Architecture (MEDEA) Workshop, St. Louis, September 2005, pp. 59-66.
23. J. Marathe, F. Mueller, T. Mohan, et. al., "METRIC: Tracking down inefficiencies in the memory hierarchy via binary rewriting", International Symposium on Code Generation and Optimization, March 2003, pp. 289-300.
24. P. Havlak, K. Kennedy, "An implementation of interprocedural bounded regular section analysis", IEEE Transactions on Parallel and Distributed System, vol. 2, no. 3, July 1991, pp. 350-360.
25. Xilinx Inc, "ML401/ML402/ML403 Evaluation Platform Users Guide", www.xilinx.com/bvdocs/userguides/ug080.pdf
26. Micron Technology Inc, "1/3-Inch, Wide-VGA CMOS Digital Image Sensor", "640H × 480V, Ultra Low-Power, CMOS Digital Image Sensor Camera System-on-a-Chip", "3-Megapixel CMOS Digital Image Sensor", http://micron.com/products/imaging/products
27. S. Ohm, F. Kurdahi, N. Dutt, "A unified lower bound estimation technique for high-level synthesis", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol16, No. 5, May 1997, pp. 458-472.
28. J. Jeon, D. Kim, D. Shin, K. Choi, "High level synthesis under multi-cylcle interconnect delay", Proceedings of the 2001 conference on Asia South Pacific design automation, 2001, pp. 662-667.
29. S. Tarafdar and M. Leeser, "The DT-model: high-level synthesis using data transfers", Proceedings of the 35th annual conference on design automation, 1998, pp. 114-121