Computer vision on FPGAs: Design methodology and its application to gesture recognition

IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops

Volumn 2005-September, Issue , 2005, Pages

  Sen, Mainak ^a   Corretjer, Ivan ^a   Haim, Fiorella ^a   Saha, Sankalita ^a   Schlessman, Jason ^b   Bhattacharyya, Shuvra S ^a   Wolf, Wayne ^b  

^a UNIVERSITY OF MARYLAND   (United States)

^b Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER VISION; DATA FLOW ANALYSIS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GESTURE RECOGNITION; GRAPH ALGORITHMS; INTEGRATED CIRCUIT DESIGN;

COARSE-GRAIN RECONFIGURABLE; COMPUTER VISION APPLICATIONS; DESIGN METHODOLOGY; ITS APPLICATIONS; MODELING TECHNIQUE; PERFORMANCE ENHANCING; SPECIFIC HARDWARE; USEFUL PROPERTIES;

COMPUTER HARDWARE DESCRIPTION LANGUAGES;

EID: 33845546846     PISSN: 21607508     EISSN: 21607516     Source Type: Conference Proceeding    
DOI: 10.1109/CVPR.2005.438     Document Type: Conference Paper

References (15)

1. P. Banerjee, D. Bagchi, M. Haldar, A. Nayak, V. Kim, and R. Uribe, Automatic Conversion of Floating-point MATLAB Programs into Fixed-point FPGA based Hardware Design, Proceedings of the 41st Annual Conference on Design Automation, pp. 484-487, 2004.
2. B. Bhattacharya and S. S. Bhattacharyya. Quasi-static scheduling of reconfigurable dataflow graphs for DSP systems. In Proceedings of the International Workshop on Rapid System Prototyping, pages 84-89, Paris, France, June 2000.
3. M.Sen, S. S. Bhattacharyya, T. Lv, W. Wolf. Modeling Image Processing Systems with Homogeneous Parameterized Dataflow Graphs. ICASSP 2005.
4. M. Gokhale et. al. Stream-oriented FPGA computing in the Streams-C High Level Language. In IEEE international symposium on Field-Programmable Custom Computing Machines.
5. S. Chappell, C. Sullivan. Handel-C for co-processing & co-design of Field Programmable System on Chip. White paper, Sept 2002.
6. Bart Kienhuis, Edwin Rijpkema, and Ed F. Deprettere. Compaan: Deriving Process Networks from Matlab for Embedded Signal Processing Architectures. Presented at the 8th International Workshop on Hardware/Software Codesign (CODES'00), May 2000, San Diego. CA.
7. G. Kahn. The semantics of a simple language for parallel programming. In Proceedings of the IFIP Congress, 1974.
8. J. Eker, J. W. Janneck, E. A. Lee, J. Liu, X. Liu, J. Ludvig, S. Neuendorffer, S. Sachs, Y. Xiong. Taming heterogeneity - the ptolemy approach. Proceedings of the IEEE, January 2003.
9. W. Wolf, B. Ozer, T. Lv. Smart cameras as embedded systems. IEEE Computer Magazine Vol 35, Iss 9, Sept 2002, Pages 48-53.
10. IEEE Working Group, http://www.eda.org/vhdl-200x/vhdl200x-ft/packages/files.html.
11. Data-sheet for ZBT memory,http://www.samsung.com/Products/Semiconductor/SRAM/SyncSRAM/NtRAM_FT_n_PP/16Mbit/K7N163631B/ds_k7n16xx31b_rev04.pdf
12. C. A. R. Hoare. Communicating Sequential Processes. Prentice Hall, 1985.
13. S. Sriram and S. S. Bhattacharyya. Embedded Multiprocessors: Scheduling and Synchronization. Marcel Dekker, Inc., 2000.
14. http://jonathan-lawrence.co.uk/vhdl-march.php?p=2
15. http://www.opencores.org/projects.cgi/web/miniuart2/overview.