Run-time adaptive resources allocation and balancing on nanoprocessors arrays

Proceedings - DSD'2005: 8th Euromicro Conference on Digital System Design - Architectures, Methods and Tools

Volumn 2005, Issue , 2005, Pages 492-499

  Pani, Danilo ^a   Passino, Giuseppe ^a   Raffo, Luigi ^a  

^a UNIVERSITY OF CAGLIARI   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE RESOURCES ALLOCATION; INSTRUCTION LEVEL PARALLELISM; NANOPROCESSORS ARRAYS; SEQUENTIAL PROGRAMS;

ADAPTIVE SYSTEMS; NANOTECHNOLOGY; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS;

RESOURCE ALLOCATION;

EID: 33845305472     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2005.70     Document Type: Conference Paper

References (12)

1. S. E. Breach. Design And Evaluation Of A Multiscalar Processor. PhD thesis, University Of Wisconsin - Madison, 1998.
2. M. Edahiro, S. Matsushita, M. Yamashina, and N. Nishi. A single-chip multiprocessor for smart terminals. IEEE Micro, pages 12-20, Jul.-Aug. 2000.
3. R. Hartenstein. A decade of reconfigurable computing: a visionary retrospective. In Proc. Design, Automation and Test in Europe (DATE'01), pages 642-649, 2001.
4. J. R. Hauser. Augmenting a Microprocessor with Reconfigurable Hardware. Ph.D. Dissertation, University of California, Berkeley, 2000.
5. M. H. Lipasti. Value locality and speculative execution. Ph.D. Dissertation, Carneige Mellon University, Pittsbourgh, PA, April 1997.
6. A. Moshovos and G. Sohi. Mircoarchitectural innovations: Boosting microprocessor performances beyond semiconductor tecnology scaling. In Proceedings of the IEEE, volume 89, pages 1560-1575, November 2001.
7. K. Sankaralingam, R. Nagarajan, H. Liu, C. Kim, J. Huh, D. Burger, S. Keckler, and C. Moore. Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture. In International Symposium on Computer Architecture, 2003.
8. Y. Sazeides and J. E. Smith. The predictability of data values. In Proc. 30th Annu. Int. Symp. Microarchitecture, pages 248-258, December 1997.
9. G. S. Sohi, S. E. Breach, and T. Vijaykumar. Multiscalar processors. In Proc. 22nd Annu. Int. Symp. Computer Architecture, pages 414-425, June 1995.
10. M. Tremblay, J. Chan, S. Chaudhry, A. W. Conigliaro, and S. S. Tse. The MAJC architecture: A synthesis of parallelism and scalability. IEEE Micro, pages 12-25, Nov.-Dec. 2000.
11. E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarsinghe, and A. Agarwal. Baring it all to software: RAW machines. IEEE Computer, 30(9):86-93, September 1997.
12. P. Wang, J. Collins, H. Wang, D. Kim, B. Greene, K.-M. Chan, A. Yunus, T. Sych, S. Moore, and J. P. Shen. Helper Threads via Virtual Multithreading. Micro, IEEE, 24(6):74-82, Nov.-Dec. 2004.