Smart AD and DA converters

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 4062-4065

  Roermund, Arthur Van ^a   Hegt, Hans ^a   Harpe, Pieter ^a   Radulov, Georgi ^a   Zanikopoulos, Athon ^a   Doris, Konstantinos ^b   Quinn, Patrick ^c  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b PHILIPS RESEARCH LABORATORIES   (Netherlands)

^c XILINX INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN SPACES; DIGITAL PROCESSING; MIXED-SIGNAL CORES; SYSTEM INTEGRATION; SYSTEM ON CHIPS; VLSI CHIP;

PROBLEM SOLVING;

EID: 33845287810     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1465523     Document Type: Conference Paper

References (20)

1. S. H. Lewis, "Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications," IEEE Trans. Circuits Syst. II, vol. 39, no. 8, pp. 516 - 523, Aug. 1992.
2. P. J. Quinn and A. H. M. van Roermund, "Design and optimization of multi-bit front-end stage and scaled back-end stages of pipelined ADCs," in proc. IEEE ISCAS 2005, Kobe, Japan, May 23-26, 2005.
3. 2 random walk CMOS DAC," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1708-1718, Dec. 1999.
4. K. Doris, C. Lin, D. Leenaerts, and A. van Roermund, "D/A conversion: amplitude and time error mapping optimization," in proc. IEEE ICECS 2001, vol. 2, Sept. 2-5, 2001, pp. 863-866.
5. K. Doris, "High-speed D/A converters: from analysis and synthesis concepts to IC implementation," Ph.D. dissertation, Eindhoven University of Technology, Sept. 2004.
6. S. Ouzounov, E. Roza, H. Hegt, G. van derWeide, and A. van Roermund, "Design of high-performance asynchronous sigma delta modulators with a binary quantizer with hysteresis," in proc. CICC 2004, Orlando, Florida, Oct. 3-6, 2004, pp. 181-184.
7. B. Olleta, H. Jiang, D. Chen, and R. Geiger, "Testing high resolution ADCs using deterministic dynamic element matching," in proc. IEEE ISCAS 2004, vol. 1, May 23-26, 2004, pp. 920-923.
8. L. Jin, C. He, D. Chen, and R. Geiger, "An SOC compatible linearity test approach for precision ADCs using easy-to-generate sinusoidal stimuli," in proc. IEEE ISCAS 2004, vol. 1, May 23-26, 2004, pp. 928-931.
9. Y. Cong and R. L. Geiger, "A 1.5V 14b 100MS/s self-calibrated DAC," in proc. IEEE ISSCC 2003, vol. 1, 2003, pp. 128-482.
10. G. I. Radulov, P. J. Quinn, J. A. Hegt, and A. van Roermund, "A self-calibrating current-steering 12-bit DAC based on new 1-bit selftest scheme," in proc. IEEE IC Test Workshop 2004, Limerick, Ireland, Sept. 13-14, 2004, pp. 49-54.
11. G. I. Radulov, J. A. Hegt, A. H. M. van Roermund, and P. J. quinn, "A start-up calibration method for generic current-steering D/A converters with optimal area solution," in proc. IEEE ISCAS 2005, Kobe, Japan, May 23-26, 2005.
12. B. Ginetti, P. G. A. Jespers, and A. Vandemeulebroucke, "A CMOS 13-b cyclic RSD A/D converter," IEEE J. Solid-State Circuits, vol. 27, no. 7, pp. 957-965, July 1992.
13. P. J. Quinn, M. P. Pribytko, and A. H. M. van Roermund, "Calibrationfree high-resolution low-power algorithmic and pipelined AD conversion," in Analog Circuit Design. Kluwer Academic Publishers, Nov. 2004, pp. 327-350, ISBN: 1-4020-2786-9.
14. A. N. Karanicolas, H.-S. Lee, and K. L. Bacrania, "A 15-b 1-MSample/s digitally self-calibrated pipeline ADC," IEEE J. Solid-State Circuits, vol. 28, pp. 1207-1214, Dec. 1993.
15. H.-S. Lee, "A 12-b 600ks/s digitally self-calibrated pipelined algorithmic ADC," IEEE J. Solid-State Circuits, vol. 29, pp. 509-515, Apr. 1994.
16. P. Harpe, A. Zanikopoulos, H. Hegt, and A. van Roermund, "Design strategy for a pipelined ADC employing digital post-correction," in proc. ProRISC 2004, Veldhoven, The Netherlands, Nov. 25-26, 2004.
17. P. Harpe, A. Zanikopoulos, and A. van Roermund, "Digital selfcorrection of time-interleaved ADCs," in proc. IEEE ISCAS 2005, Kobe, Japan, May 23-26, 2005.
18. K. Dyer, D. Fu, S. Lewis, and P. Hurst, "Analog background calibration of a 10b 40MSample/s parallel pipelined ADC," in proc. IEEE ISSCC 1998, San Francisco, CA USA, Feb. 5-7, 1998, pp. 142-143, 427.
19. V. Hakkarainen, L. Sumanen, M. Aho, M. Waltari, and K. Halonen, "A self-calibration technique for time-interleaved pipelined ADCs," in proc. IEEE ISCAS 2003, vol. 1, May 25-28, 2003, pp. 825-828.
20. A. Zanikopoulos, P. Harpe, H. Hegt, and A. van Roermund, "A flexible ADC approach for mixed-signal SoC platforms," in proc. IEEE ISCAS 2005, Kobe, Japan, May 23-26, 2005.