A flexible ADC approach for mixed-signal SoC platforms

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 4839-4842

  Zanikopoulos, Athon ^a   Harpe, Pieter ^a   Hegt, Hans ^a   Van Roermund, Arthur ^a  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN COMPLEXITY; DIGITAL SYSTEM; MIXED SIGNAL; OVERALL DESIGN; PIPELINED ARCHITECTURE; PLATFORM BASED DESIGN; PROGRAMMABILITY; SOC PLATFORMS; SYSTEMS-ON-CHIP; TIME-TO-MARKET;

BUDGET CONTROL; MULTICARRIER MODULATION; PROGRAMMABLE LOGIC CONTROLLERS;

DESIGN;

EID: 33645975994     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1465716     Document Type: Conference Paper

References (13)

1. T. A. C. M. Claassen, .Platform design: The next paradigm shift to deal with complexity,. in International Symposium on VLSI Technology, Systems and Applications, 2003, Oct. 6 . 8 2003, pp. 8.12.
2. H. Chang, L. Cooke, M. Hunt, G. Martin, A. McNelly, and L. Todd, Surviving the SoC Revolution: A Guide to Platform-Based Design. Kluwer Academic Publishers, 1999.
3. A. Sangiovanni-Vincentelli. (2002, Feb.) De-ning Platform-Based Design. [Online]. Available: www.eedesign.com/story/OEG20020204S0062
4. D. Buss et al., .SoC CMOS technology for Personal Internet Products,. IEEE Trans. Electron Devices, vol. 50, no. 3, pp. 546.556, Mar. 2003.
5. E. K. F. Lee and P. G. Gulak, .A CMOS Field-Programmable Analog Array,. IEEE J. Solid-State Circuits, vol. 26, no. 12, pp. 1860.1867, Dec. 1991.
6. S. Mortezapour and E. K. F. Lee, .Recon-gurable Analog Integrated Circuit Architecture based on Switched-Capacitor Techniques,. in Proc. IEEE ISCAS 2001, vol. 4, 2001, pp. 314.317.
7. P. Setty, J. Barner, J. Plany, H. Burger, and J. Sonntag, .A 5.75b 350MS/s or 6.75b 150MS/s Recon-gurable Flash ADC for a PRML Read Channel,. in Proc. IEEE ISSCC 1998, vol. 1, 1998, pp. 148.149, 428.
8. K. Gulati and H.-S. Lee, .A Low-Power Recon-gurable ADC,. IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1900.1911, Dec. 2001.
9. S. H. Lewis, H. S. Fetterman, G. F. Gross, Jr., R. Ramachandran, and T. R. Viswanathan, .A 10-b 20-MSample/s Analog-to-Digital Converter,. IEEE J. Solid-State Circuits, vol. 27, no. 3, pp. 351.358, Mar. 1992.
10. A. N. Karanicolas, H.-S. Lee, and K. L. Bacrania, .A 15-b 1-MSample/s Digitally Self-Calibrated Pipeline ADC,. IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1207.1215, Dec. 1993.
11. B. Murmann and B. E. Boser, .A 12-bit 75-MS/s Pipelined ADC using Open-Loop Residue Ampli-cation,. IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2040.2050, Dec. 2003.
12. K. Poulton et al., .A 20 GS/s 8-b ADC with a 1 MB memory in 0.18-m CMOS,. in Proc. IEEE ISSCC 2003, vol. 1, 2003, pp. 318.496.
13. P. W. Li, M. J. Chin, P. R. Gray, and R. Castello, .A ratio-independent algorithmic analog-to-digital conversion technique,. IEEE J. Solid-State Circuits, vol. 19, no. 6, pp. 828.836, Dec. 1984.