Static timing analysis considering power supply variations

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2005, Issue , 2005, Pages 365-371

  Pant, Sanjay ^a   Blaauw, David ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

NONLINEAR OPTIMIZATION; STATIC TIMING ANALYSIS; SUBMICRON TECHNOLOGY; SUPPLY VARIATIONS;

DELAY CIRCUITS; NONLINEAR SYSTEMS; OPTIMIZATION; PROBLEM SOLVING; TIMING CIRCUITS;

ELECTRIC POWER SYSTEMS;

EID: 33751429476     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2005.1560095     Document Type: Conference Paper

References (17)

1. Semiconductor Industry Association. International Technology Roadmap for Semiconductors, 2004.
2. H. Qian, S. R. Nassif and S.S. Sapatnekar, "Random walks in a supply network," in Proc. Design Automation Conference, 2003.
3. J. Kozhaya, S. R. Nassif, and F. N. Najm, "A multigrid-like technique for power grid analysis," in IEEE Trans. on Computer-Aided Design, vol. 21, no. 10, pp. 1148-1160, October 2002.
4. S. R. Nassif and J. N. Kozhaya, "Fast power grid simulation," in Proc. Design Automation Conference, pp. 156-161, 2000.
5. M. Zhao, R. V. Panda, S. S. Sapatnekar and D. Blaauw, "Hierarchical analysis of power distribution networks," in IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 159-168, 2002.
6. L. H. Chen, M. Sadowska and F. Brewer, "Coping with buffer delay change due to power and ground noise," Proc. DAC, 2002.
7. J.-J. Liou, A. Krstic, Y.-M. Jiang and K.-T. Cheng, "Path selection and pattern generation for dynamic timing analysis considering power supply noise effects", in Proc. ICCAD, 2000.
8. G. Bai, S. Bobba and I. N. Hajj, "Static timing analysis including power supply noise effect on propagation delay in VLSI circuits", in Proc. DAC, 2001.
9. D. Kouroussis, R. Ahmadi and F. N. Najm, "Worst-case circuit delay taking into account power supply variations", in Proc. DAC, 2004.
10. S. Pant, D. Blaauw, V. Zolotov, S. Sundareswaran, R. Panda, "Vectorless analysis of supply noise induced delay variation", in Proc. ICCAD, 2003.
11. R. Ahmadi and F. N. Najm, "Timing analysis in presence of power supply and ground voltage variations," in Proc. ICCAD'03
12. A. Chandrakasan, W. J. Bowhill and F. Fox, Design of high performance microprocessor circuits. NY: IEEE Press, 2001.
13. Chung-Ping Chen, C. C. N. Chu, and D. F. Wong, "Fast and Exact Simtitaneom Gate and Wire Sizing by Lagrangian Relaxation", in IEEE Trans on CAD, vol. 18, no. 7, July 1999.
14. D. Kouroussis and F. N. Najm, "A static pattern-independent approach for power grid voltage integrity verification," in Proc. DAC, 2003.
15. H. Qian, S. R. Nassif and S. S. Sapatnekar, "Early-stage Power Grid Analysis. for Uncertain Working Modes", in Proc. ISPD '04
16. Stanford Business Software Inc. www.sbsi-sol-optimize.com.
17. AMPL: A modeling language for mathematical programming. http:// www.ampl.com.