Worst-case circuit delay taking into account power supply variations

Proceedings - Design Automation Conference

Volumn , Issue , 2004, Pages 652-657

  Kouroussis, Dionysios ^a   Ahmadi, Rubil ^a   Najm, Farid N ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

Power grid; Static timing analysis; Voltage fluctuations

Indexed keywords

BENCHMARKING; ELECTRIC POTENTIAL; MATHEMATICAL MODELS; OPTIMIZATION; POWER GENERATION; PROBLEM SOLVING;

POWER GRIDS; STATIC TIMING ANALYSIS (STA); VOLTAGE FLUCTUATIONS;

INTEGRATED CIRCUITS;

EID: 4444315750     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/996566.996745     Document Type: Conference Paper

References (9)

1. R. Ahmadi and F. N. Najm. Timing analysis in presence of power supply and ground voltage variations. In International Conference on Computer Aided Design, San Jose, 2003.
2. A. Berman and R. J. Plemmons. Nonnegative Matrices in the Mathematical Science. Academic Press, New York, 1996.
3. P. Gill, W. Murray, and M. Suanders. SNOPT: An SQP algorithm for large-scale constrained optimization. SIAM J. Opt., 12:979-1006, 2002.
4. G. H. Golub and C. F. V. Loan. Matrix Computations. The Johns Hopkins University Press, 1996.
5. th Design Automation Conference, Anaheim, 2003.
6. H. Kriplani, F. N. Najm, and I. Hajj. Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: algorithms, signal correlations, and their resolution. IEEE Transactions on Computer-Aided Design, 14(8):998-1012, August 1995.
7. L. T. Pillage, R. A. Rohrer, and C. Visweswaraiah. Electronic Circuit and System Simulation Methods. McGraw-Hill, Inc., New York, NY, 1995.
8. J. Rubenstein, P. Penfield, and M. A. Horowitz. Signal delay in RC tree networks. IEEE Trans. on Computer-Aided Design, 2(3):202-211, July 1983.
9. B. Widrow. Adaptive signal processing. Prentice-Hall, 1st edition, 1985.