Statistical crosstalk aggressor alignment aware interconnect delay calculation

International Workshop on System Level Interconnect Prediction, SLIP

Volumn 2006, Issue , 2006, Pages 91-97

  Kahng, Andrew B ^a   Bao, Liu ^a   Xu, X ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Algorithms; Design; Performance

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; CROSSTALK; DELAY CIRCUITS; MATHEMATICAL MODELS; MONTE CARLO METHODS; PROBABILITY DISTRIBUTIONS; STATISTICAL METHODS;

BERKELEY PREDICTIVE MODELS; INTERCONNECT DELAY CALCULATION; PIECEWISE QUADRATIC FUNCTIONS; STATISTICAL CROSSWALK AGGRESSORS;

INTERCONNECTION NETWORKS;

EID: 33750906222     PISSN: None     EISSN: 15445631     Source Type: Conference Proceeding    
DOI: 10.1145/1117278.1117297     Document Type: Conference Paper

References (20)

1. A. Agarwal, D. Blaauw, V. Zolotov, and S. Vrudhula. "Statistical Timing Analysis Using Bounds," in Proc. Design, Automation, and Test in Europe, 2003, pp. 62-68.
2. A. Agarwal, F. Dartu and D. Blaauw, "Statistical Gate Delay Model Considering Multiple Input Switching," in Proc. Design Automation Conference, 2004, pp. 658-663.
3. K. Agarwal, D. Sylvester, D. Blaauw, F. Liu, S. Nassif and S. Vrudhula, "Variational Delay Metrics for Interconnect Timing Analysis," in Proc. Design Automation Conference, 2004, pp. 381-384.
4. Berkeley Predictive Technology Model, http://www-device.eecs.berkeley. edu/ptm/.
5. T. Chen and A. Hajjar, "Analyzing Statistical Timing Behavior of Coupled Interconnects Using Quadratic Delay Change Characteristics," in Proc. Intl. Symposium on Quality Electronic Design. 2003. pp. 183-188.
6. P. D. Gross, R. Arunuchalam, K. Rajagopal and L. T. Pileggi, "Determination of Worst-Case Aggressor Alignment for Delay Calculation," in Proc. Intl. Conference on Compuer Aided Design, 1998, pp. 212-219.
7. V. Khandelwal and A. Srivastava, "A General Framework for Accurate Statistical Timing Analysis Considering Correlations." in Proc. Design Automation Conference, 2005. pp. 89-94.
8. J. Le, X. Li and L. T. Pileggi, "STAC: Statistical Timing Analysis with Correlation," in Proc. Design Automation Conference, 2004, pp. 343-348.
9. Y. Liu, L. T. Pileggi and A. J. Strojwas. "Model Order-Reduction of RC(L) Interconnect Including Variationul Analysis." in Proc. Design Automation Conference, 1999, pp. 201-206.
10. J. D. Ma and R. A. Rutenbar, "Interval-Valued Reduced Order Statistical Interconnect Modeling," in Proc. Intl. Conference on Computer Aided Design. 2004, pp. 460-467.
11. F. N. Najm and N. Menezes, "Statistical Timing Analysis Based on a Timing Yield Model," in Proc. Design Automation Conference. 2004, pp. 460-465.
12. A. Odabasioglu, M. Celik and L. T. Pileggi, "PRIMA: Passive Reduced-Order Interconnect Macromodeling Algorithm," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 8, August 1998, pp. 645-654.
13. M. Orshansky, A. Bandyopadhyay, "Fast statistical timing analysis handling arbitrary delay correlations." in Proc. Design Automation Conference, 2004, pp. 337-342.
14. M. Orshansky, K. Keutzer, "A general probabilistic framework for worst case timing analysis," in Proc. Design Automation Conference, 2002, pp. 556-561.
15. M. Orshansky, L. Milor, P. Chen, K. Keutzer, C. Hu, "Impact of spatial intrachip gate length variability on the performance of high-speed digital circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2002, pp. 544-553.
16. L. T. Pillage and K. A. Rohrer. "Asymptotic waveform evaluation for timing analysis," IEEE Trans. on Computer-Aided Design, vol 9, April 1990, pp. 352-366.
17. Y. Sasaki and G. D. Micheli, "Crosstalk Delay Analysis using Relative Window Method," in Proc. IEEE ASIC/SoC Conference, 1999, pp. 9-13.
18. T. Sato, Y. Cao, D. Sylvester and C. Hu, "Characterization of Interconnect Coupling Noise using In-situ Delay-Change Curve Measurement," in Proc. IEEE ASIC/SoC Conference, 2000, pp. 321-325.
19. C. Visweswariah, "Death, Taxes and Falling Chips," in Proc. Design Automation Conference, 2003, pp. 343-347.
20. C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, S. Narayan, "First-Order Incremental Block-Based Statistical Timing Analysis," in Proc. Design Automation Conference, 2004, pp. 331-336.