Energy-delay space analysis for clocked storage elements under process variations

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4148 LNCS, Issue , 2006, Pages 360-369

  Giacomotto, Christophe ^a   Nedovic, Nikola ^b   Oklobdzija, Vojin G ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b FUJITSU LABORATORIES OF AMERICA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONSTRAINT THEORY; DELAY CIRCUITS; ENERGY EFFICIENCY; ENERGY STORAGE; TOPOLOGY;

CLOCKED STORAGE ELEMENTS; CORNER DESIGN; ENERGY DELAY SPACE ANALYSIS;

ELECTRIC CLOCKS;

EID: 33750046935     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11847083_35     Document Type: Conference Paper

References (16)

1. V. Stojanovic and V. Oklobdzija, "Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems", IEEE JSSC, vol. 34, (no. 4), April 1999. p. 536-48.
2. V. Zyuban, "Optimization of scannable latches for low energy", IEEE Transactions on VLSI, Vol.11, Issue 5, Oct. 2003 Page(s):778-788
3. V. G. Oklobdzija, V. M. Stojanovic, D. M. Markovic, N. M. Nedovic, "Digital System Clocking", January 2003, Wiley-IEEE Press
4. V. Stojanovic, V. G. Oklobdzija, "FLIP-FLOP" US Patent No. 6,232,810, Issued: 05/15/2001
5. B. Nikolic, V. Stojanovic, V.G. Oklobdzija, W. Jia, J. Chiu, M. Leung, "Sense Amplifier-Based Flip-Flop", 1999 IEEE ISSCC, San Francisco, February 1999.
6. N. Nedovic, V. G. Oklobdzija, W. W. Walker, "A Clock Skew Absorbing Flip-Flop", 2003 IEEE ISSCC, San Francisco, Feb. 2003.
7. J. Tschanz, S. Narendra, Z. Chen, S. Borkar, M. Sachdev, V. De, "Comparative delay and energy of single edge-triggered and dual edge-triggered pulsed flip-flops for high-performance micro-processors", ISLPED, 2001. 6-7 Aug. 2001 Page(s):147-152
8. N. Nedovic, "Clocked Storage Elements for High-Performance Applications", PhD dissertation, University of California Davis 2003.
9. F. Klass, "Semi-Dynamic and Dynamic Flip-Flops with Embedded Logic," Symposium on VLSI Circuits, p.108-109, 1998
10. G. Gerosa, S. Gary, C. Dietz, P. Dac, K. Hoover, J. Alvarez, "A 2.2W, 80MHz Superscalar RISC Microprocessor," IEEE JSSC, vol. 29, pp. 1440-1452, Dec. 1994.
11. M. Matsui, H. Hara, Y. Uetani, K. Lee-Sup, T. Nagamatsu, Y.Watanabe, "A 200 MHz 13 mm2 2-D DCT macrocell using sense-amplifier pipeline flip-flop scheme," IEEE JSSC, vol. 29, pp. 1482-1491, Dec. 1994,
12. Baldonado, M., Chang, C.-C.K., Gravano, L., Paepcke, A.: The Stanford Digital Library Metadata Architecture. Int. J. Digit. Libr. 1 (1997) 108-121.
13. D. Patil, S. Yun, S.-J. Kim, A. Cheung, M. Horowitz, S. Boyd, "A new method for design of robust digital circuits", Sixth International Symposium on Quality of Electronic Design, 2005, ISQED 2005. 21-23 March 2005 Page(s):676-681.
14. D. Markovic, J. Tschanz, V. De, "Transmission-gate based flip-flop" US Patent 6,642,765, Nov. 2003.
15. H. Dao, K. Nowka, V. Oklobdzija, "Analysis of Clocked Timing Elements for DVS Effects over Process Parameter Variation", Proceedings of the International Symposium on Low Power Electronics and Design, Huntington Beach, California, August 6-7, 2001.
16. H. Dao, B. Zeydel, V. Oklobdzija, "Energy Optimization of Pipelined Digital Systems Using Circuit Sizing and Supply Scaling" IEEE Transactions on VLSI, Volume 14, Issue 2, Feb. 2006 Page(s):122-134.