Optimal technology mapping and cell merger for asynchronous threshold networks

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn 2006, Issue , 2006, Pages 128-137

  Jeong, Cheoljoo ^a   Nowick, Steven M ^a  

^a Columbia University ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CIRCUIT THEORY; COMPUTER AIDED DESIGN; LOGIC CIRCUITS; OPTIMIZATION; ROBUSTNESS (CONTROL SYSTEMS);

ASYNCHRONOUS CIRCUIT; ASYNCHRONOUS SYNTHESIS; SYNCHRONOUS CAD TOOLS; THRESHOLD NETWORKS;

ASYNCHRONOUS MACHINERY;

EID: 33749612175     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2006.24     Document Type: Conference Paper

References (32)

1. P. A. Beerel. CAD Tools for the Synthesis, Verification, and Testability of Robust Asynchronous Circuits, Phd thesis. Stanford University, 1994.
2. P. A. Beerel, K. Y. Yun, and W. C. Chou. Optimizing average-case delay in technology mapping of burst-mode circuits. In Proc. ASYNC'96, 1996.
3. S. M. Bums. General conditions for the decomposition of state holding elements. In Proc. ASJWC'96, 1996.
4. T. Chelcea and S. M. Nowick. Resynthesis and peephole transformations for the optimization of large-scale asynchronous systems. In Proc. DAC'02, June 2002.
5. C. Constanrinescu. Trends and challenges in VLSI circuit reliability. IEEE Micro, 23 (4), 2003.
6. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavag E. Pastor, and A. Yakovlev. Decomposition and technology mapping of speed-independent circuits using Boolean relations. IEEE Trans. CAD, 18(9), 1999.
7. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavag and A. Yakovlev. Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers. IEICE Trans. Info. Sys., E80-D.1997.
8. K. M. Fant. Logically Determined Design. John Wiley & Sons, 2005.
9. R. M. Fuhrer and S. M. Nowick. Sequential Optimization of Asynchronous and Synchronous Finite-State Machines: Algorithms and Tools. Kluwer, 2001.
10. M.Hagedorn, private communication, 2005.
11. Q. T. Ho, J. Rigaud, L. Fesquet, M. Renaudin, and R. Rolland. Implementing asynchronous circuits on LUT based FPGAs. In Proc. FPL'02, 2002.
12. K. W. James and K. Yun. Average-case optimized transistor-level technology mapping of extended burst-mode circuits. In Proc. ASYNC'98, 1998.
13. K. Keutzer. DAGON: Technology binding and local optimization by DAG matching. In Proc. DAC'87, 1987.
14. A. Kondratyev, J. Cortadella, M. Kishinevsky, L. Lavag and A. Yakovlev. Logic decomposition of speed-independent circuits. Proc. IEEE, 87, 1999.
15. 4 gates and beyond. In Proc. ASYNC'02, 2002.
16. P. Kudva, G. Gopalakrishnan, H. Jacobson, and S. M. Nowick. Synthesis of hazard-free customized CMOS complex-gate networks under multiple-input changes. In Proc. ASYNC'96, 1996.
17. Y. Kukimoto, R. K. Brayton, and P. Sawkar. Delay-optimal technology mapping by DAG covering. In Proc. DAC'98, 1998.
18. M. Ligthart, K. Fant, R. Smith, A. Taubin, and A. Kondratyev. Asynchronous design using commercial HDL synthesis tools. In Proc. ASYNC'00, 2000.
19. A. Martin. Compiling communicating processes into delay-insensitive VLSI circuits. Distributed Computing, 1(4), 1986.
20. G. De Micheli. Synthesis and Optimization of Digital Circuits. McGraw Hill, 1994.
21. D. E. Muller. Asynchronous logics and applications to information processing. In H. Aiken and W. F. Main, editors, Switching Theory in Space Technology, Stanford University Press, 1963.
22. R. L. Rudell. Logic Synthesis for VLSI Design. PhD thesis, UCB/ERL M89/49. Electronics Research Laboratory, University of California at Berkeley, 1989.
23. C. L. Seitz. System timing. In C. A. Mead and L. A. Conway, editors, Introduction to VLSI Systems, chapter 7. Addison-Wesley, 1980.
24. P. Siegel and G. De Micheli. Decomposition methods for library binding of speed-independent asynchronous designs. In Proc. ICCAD '94, 1994.
25. P. Siegel, G. De Micheli, and D. L. Dill. Automatic technology mapping for generalized fundamental-mode asynchronous designs. In Proc. DAC'93, 1993.
26. S. C. Smith, R. F. DeMara, J. S. Yuan, D. Ferguson, and D. Lamb. Optimization of NULL convention self-timed circuits. Integration, 37:135-165, 2004.
27. G. E. Sobelman and K. Fant. CMOS circuit design of threshold gate with hysteresis. Is Proc. ISCAS'98, 1998.
28. J. Sparsø, J. Staunstrap, and M. Dantzer-Søjrenson. Design of delay insensitive circuits using multi-ring structures. In Proc. EuroDAC'92, 1992.
29. Theseus Logic. Introduction to NCL Logic: Training material, 2002.
30. C. H. van Berkel, M. B. Josephs, and S. M. Nowick. Scanning the technology: Applications of asynchronous circuits. Proc. IEEE, 87(2), 1999.
31. K. van Berkel, F. Huberts, and A. M. G. Peeters. Stretching quasi delay insensitivity by means of extended isochronic forks. In Proc. ASYNC'95, 1995.
32. K. Y. Yun and D. L. Dill. Automatic synthesis of 3D asynchronous state machines. In Proc. ICCAD'92, 1992.