Equivalent circuit modeling of guard ring structures for evaluation of substrate crosstalk isolation

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2006, Issue , 2006, Pages 677-682

  Kosaka, Daisuke ^a   Nagata, Makoto ^a  

^a KOBE UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; COMPUTATIONAL GEOMETRY; COMPUTER SIMULATION; INTEGRATED CIRCUIT LAYOUT; MICROPROCESSOR CHIPS; RINGS (COMPONENTS);

CIRCUIT MODELING; CIRCUIT SIMULATION; GUARD RINGS; RING STRUCTURES;

COUPLED CIRCUITS;

EID: 33748614838     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1118299.1118459     Document Type: Conference Paper

References (13)

1. N. Verghese and D. Allstot, "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits," IEEE J. Solid-State Circuits, pp. 314-323, Mar. 1998.
2. D. K. Su, M. J. Loinaz, S. Masui, and B. A. Wooley, "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits," IEEE J. Solid-State Circuits, Vol. 28, pp. 420-430, Apr. 1993.
3. A. Samavedam, A. Sadate, K. Mayaram, T. S. Fiez, "A S-calable Substrate Noise Coupling Model for Design of Mixed-Signal IC's," IEEE J. Solid-State Circuits, pp. 895-904, June 2000.
4. N. K. Verghese, T. J. Schmerbeck, and D. J. Allstot. "Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits," Boston, MA: Kluwer Academic Publishers, 1995.
5. I. L. Wemple and A. T. Yang. "Integrated circuit substrate coupling models based on voronoi tessellation," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol. 14, pp. 1459-1469, Dec. 1995.
6. M. Nagata, Y. Murasaka, Y. Nishimori, T. Morie, and A. I-wata "Substrate Noise Analysis with Compact Digital Noise Injection and Substrate Models" in Proc. ASP-DAC, pp. 71-76, Jan 2002.
7. E. Charbon, R. Gharpurey, R. G. Meyer, and A. Sangiovanni-Vincentelli, "Substrate optimization based on semi-analytical techniques," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, pp. 172-190, Feb. 1999.
8. M. Nagata, J. Nagai, K. Hijikata, T. Morie, and A. Iwata, "Physical Design Guides for Substrate Noise Reduction in C-MOS Digital Circuits," IEEE J. Solid-State Circuits, pp. 539-549, Mar. 2001.
9. T. Blalack, Y. Leclercq, and C. P. Yue, "On-chip RF Isolation Techniques," in Bipolar/BiCMOS Circuits and Tech. Mtg., pp. 205-211, Oct. 2002.
10. M. Pfost, P. Brenner, T. Huttner, A. Romanyuk, "An Experimental Study on Substrate Coupling in Bipolar/BiCMOS Technologies," IEEE J. Solid-State Circuits, pp. 1755-1763, Oct. 2004.
11. T. A. Johnson, R. W. Knepper, V. Marcello, and W. Wang, "Chip substrate resistance modeling technique for integrated circuit design," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol. CAD-3, pp. 126-134, Apr. 1984.
12. Y. Murasaka, M. Nagata, T. Ohmoto, T. Morie, and A. Iwata, "Chip-Level Substrate Noise Analysis with Network Reduction by Fundamental Matrix Computation," in IEEE Int. Symp. Quality Electronic Design, pp. 482-487, Mar. 2001.
13. D. Kosaka, M. Nagata, Y. Hiraoka, I. Imanishi, M. Maeda, Y. Murasaka, and A. Iwata, "Isolation Strategy against Substrate Coupling in CMOS Mixed-Signal/RF Circuits," in Symp. VLSI Circuits, pp. 276-279, Jun. 2005.