Large-scale placement by grid-warping

Proceedings - Design Automation Conference

Volumn , Issue , 2004, Pages 351-356

  Xiu, Zhong ^a   Ma, James D ^a   Fowler, Suzanne M ^b   Rutenbar, Rob A ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

Algorithms; Placement

Indexed keywords

ALGORITHMS; DEFORMATION; DEGREES OF FREEDOM (MECHANICS); ELASTICITY; HEURISTIC METHODS; INTEGRATED CIRCUITS; ITERATIVE METHODS; NONLINEAR EQUATIONS; OPTIMIZATION; PROBLEM SOLVING;

CONTINUUM DEFORMATION; ELASTIC DEFORMATION; ELASTIC SHEETS; GRID-WARPING;

LSI CIRCUITS;

EID: 4444230268     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/996566.996669     Document Type: Conference Paper

References (20)

1. S. Kirkpattick, C. D. Gelatt Jr., and M. P. Vecchi, "Optimization by simulated annealing," Science, vol. 220, no. 4598, 13 May 1983.
2. R. S. Tsay, E. Kuh, C. P Hsu, "PROUD: A sea-of-gates placement algorithm," IEEE Design & Test of Computers, vol.5, Dec. 1988.
3. Kleinhans, G. Sigl, F. Johannes, and K. Antreich, "Gordian: VLSI placement by quadratic programming and slicing optimization," IEEE Trans. CAD, vol. 10, no.3, March 1991.
4. K. Doll, F. M. Johannes, K. J. Antreich, "Iterative placement improvement by network flow methods," Proc. IEEE Trans. CAD, vol. 13, no. 10, Oct 1994.
5. H. Eisenmann, F. M. Johannes, "Generic global placement and floor-planning," Proc ACM/IEEE DAC, June 1998.
6. J. Vygen, "Algorithms for large-scale flat placement," Proc ACM/IEEE DAC, June 1998.
7. G. Karypis, R. Agarwal, V. Kumar, S. Shekhar, "Multilevel hypergraph partitioning: Applications in VLSI design," Proc ACM/IEEE DAC, June 1997.
8. T. F. Chan, J. Cong, T. Kong, J. R. Shinner, "Multilevel optimization for large-scale circuit placement.," Proc. ACM/IEEE ICCAD, Nov. 2000.
9. T. F. Chan, J. Cong, T. Kong, J. R. Shinner, K. Sze, "An enhanced multilevel algorithm for circuit placement," Proc. ACM/IEEE ICCAD, Nov. 2003
10. G. Sigl, K. Doll, F. M. Johannes, "Analytical placement: A linear or a quadratic objective function?" Proc ACM/IEEE DAC, June 1991.
11. S. M. Folwer, Placement by Grid Warping. Master's Thesis, ECE, Carnegie Mellon University, 2001.
12. R. H. J. M. Otten, "Efficient floorplan optimization," Proc. IEEE ICCD, 1983.
13. P. S. Heckbert, Fundamentals of Texture Mapping and Image Warping, Master's Thesis, EECS, U.C. Berkeley, UCB/CSD-89/516, 1989.
14. Z. Xiu, VLSI Component Placement by Grid Warping, Master's Thesis, ECE, Carnegie Mellon University, 2003.
15. M. de Berg, M. van Kreveld, M. Overmars, O. Schwarzkopf, Computational Geometry: Algorithms and Applications, Springer-Verlag, 1997.
16. W. H. Press, et al., Numerical Recipes in C: The Art of Scientific Computing, Cambridge University Press, 1992.
17. C. J. Alpert, "The ISPD98 circuit benchmark suite," Proc. ACM ISPD, April 1998.
18. A. Caldwell, A. Kahng, I. Markov, "Can recursive bisection alone produce routable placements?" Proc. ACM/IEEE DAC, June 2000.
19. M. Wang, X. Yang, M. Sarrafzadeh, "Dragon 2000: Fast standard-cell placement for large circuits," Proc. ACM/IEEE ICCAD, Nov. 2000.
20. J. Cong, UCLA, private communication, Nov. 2003.