An O(mn) time algorithm for optimal buffer insertion of nets with m sinks

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2006, Issue , 2006, Pages 320-325

  Li, Zhuo ^a   Shi, Weiping ^a  

^a Department of Electrical and Computer Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; COMPUTER TESTING; DATA STRUCTURES; ELECTRIC WIRE; HEAT LOSSES; INTERCONNECTION NETWORKS;

BUFFER INSERTION; INTERCONNECT DELAYS; TIME ALGORITHMS;

ALGORITHMS;

EID: 33748598684     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1118299.1118379     Document Type: Conference Paper

References (13)

1. P. Saxena, N. Menezes, P. Cocchini, and D. A. Kirkpatrick, "Repeater scaling and its impact on CAD," IEEE Trans. Computer-Aided Design, vol. 23, no. 4, pp. 451-463, 2004.
2. L. P. P. P. van Ginneken, "Buffer placement in distributed RC-tree network for minimal Elmore delay," in Proc. IEEE Int. Symp. Circuits Syst. 1990, pp. 865-868.
3. J. Lillis, C. K. Cheng, and T.-T. Y. Lin, "Optimal wire sizing and buffer insertion for low power and a generalized delay model," IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 437-447, 1996.
4. W. Shi and Z. Li, "A fast algorithm for opitmal buffer insertion," IEEE Trans. Computer-Aided Design, vol. 24, no. 6, pp. 879-891, 2005.
5. 2) time algorithm for buffer insertion with b buffer types," in Proc. Design, Automation and Test in Europe 2005, pp. 1324-1329.
6. R. Chen and H. Zhou, "A flexible data structure for efficient buffer insertion," in Proc. IEEE Int. Conf. Computer Design 2004, pp. 216-221.
7. T. Okamoto and J. Cong, "Buffered steiner tree construction with wire sizing for interconnect layout optimization," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design 1996, pp. 44-49.
8. M. Hrkic and J. Lillis, "S-tree: a technique for buffered routing tree synthesis," in Proc. ACM/IEEE Design Automation Conf. 2002, pp. 578-583.
9. C. J. Alpert, A. Devgan, and S. T. Quay, "Buffer insertion for noise and delay optimization," in Proc. ACM/IEEE Design Automation Conf. 1998, pp. 362-367.
10. W. Shi, Z. Li, and C. J. Alpert, "Complexity analysis and speedup techniques for optimal buffer insertion with minimum cost," in Proc. Asia South Pacific Design Automation Conf. 2004, pp. 609-614.
11. S. Dhar and M. A. Franklin, "Optimum buffer circuits for driving long uniform lines," IEEE J. Solid-State Circuits, vol. 26, no. 1, pp. 32-40, 1991.
12. C. C. N. Chu and D. F. Wong, "A quadratic programming approach to simultaneous buffer insertion/sizing and wire sizing," IEEE Trans. Computer-Aided Design, vol. 18, no. 6, pp. 787-798, 1999.
13. Z. Li, C. N. Sze, C. J. Alpert, J. Hu and W. Shi, "Making fast buffer insertion even faster via approximation techniques," in Proc. Asia South Pacific Design Automation Conf., 2005, pp. 13-18.