-
2
-
-
33748552937
-
-
Master's thesis, University of California at Berkley, Cambridge
-
S. A. Augsburger, "Using dual-supply, dual threshold and transistor sizing to reduce power in digital integrated circuits," Master's thesis, University of California at Berkley, Cambridge, 2002.
-
(2002)
Using Dual-supply, Dual Threshold and Transistor Sizing to Reduce Power in Digital Integrated Circuits
-
-
Augsburger, S.A.1
-
3
-
-
0025415048
-
Alpha-power law mosfet model and its applications to CMOS inverter delay and other formulas
-
Apr.
-
T. Sakurai and R. Newton, "Alpha-power law mosfet model and its applications to CMOS inverter delay and other formulas," IEEE J. Solid-State Circuits, vol. 25, pp. 584-594, Apr. 1990.
-
(1990)
IEEE J. Solid-state Circuits
, vol.25
, pp. 584-594
-
-
Sakurai, T.1
Newton, R.2
-
4
-
-
0031212817
-
Supply and threshold voltage scaling for low power CMOS
-
Aug.
-
R. Gonzales and M. Horowitz, "Supply and threshold voltage scaling for low power CMOS," IEEE J. Solid-State Circuits, vol. 32, pp. 1210-1216, Aug. 1997.
-
(1997)
IEEE J. Solid-state Circuits
, vol.32
, pp. 1210-1216
-
-
Gonzales, R.1
Horowitz, M.2
-
5
-
-
0033684369
-
Low-power scheduling with resources operating at multiple voltages
-
June
-
W. Shiue and C. Chakrabarti, "Low-power scheduling with resources operating at multiple voltages," IEEE Trans. Circuits Syst. II, pp. 536-542, June 2000.
-
(2000)
IEEE Trans. Circuits Syst. II
, pp. 536-542
-
-
Shiue, W.1
Chakrabarti, C.2
-
7
-
-
0032022688
-
Automated low-power technique exploiting multiple supply voltages applied to a media processor
-
March
-
K. Usami, et al., "Automated low-power technique exploiting multiple supply voltages applied to a media processor, "IEEE Journal of Solid-state Circuits, Vol. 33, No. 3, March 1998, pp. 463-472.
-
(1998)
IEEE Journal of Solid-state Circuits
, vol.33
, Issue.3
, pp. 463-472
-
-
Usami, K.1
-
9
-
-
0000700070
-
Low-power CMOS digital design with dual embedded adaptive power supplies
-
Apr.
-
T. Kuroda and M. Hamada, "Low-power CMOS digital design with dual embedded adaptive power supplies," IEEE Journal Of Solid-State Circuits, Vol. 35, No. 4, Apr. 2000.
-
(2000)
IEEE Journal of Solid-state Circuits
, vol.35
, Issue.4
-
-
Kuroda, T.1
Hamada, M.2
-
10
-
-
0035013782
-
A new level converter for low power application
-
May
-
C. Yu, W. Wang, and B. Liu, "A new level converter for low power application," IEEE International Symposium on Circuits and Systems, Vol. 11, pp. 113-116, May 2001.
-
(2001)
IEEE International Symposium on Circuits and Systems
, vol.11
, pp. 113-116
-
-
Yu, C.1
Wang, W.2
Liu, B.3
-
11
-
-
0031634512
-
A top-down low power design technique using clustered voltage scaling with variable supply-voltage scheme
-
M. Hamada et al., "A top-down low power design technique using clustered voltage scaling with variable supply-voltage scheme," in IEEE Custom Integrated Circuits Conference, pp. 495-498, 1998.
-
(1998)
IEEE Custom Integrated Circuits Conference
, pp. 495-498
-
-
Hamada, M.1
|