SCOPUS 정보 검색 플랫폼

Volumn 2006, Issue , 2006, Pages 293-298

Instruction-set-extension exploration using decomposable heuristic search

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; INSTRUMENT CIRCUITS; PROBLEM SOLVING;

CODESIZE; HEURISTIC ALGORITHMS; INSTRUCTION-SET-EXTENSIONS (ISE); STATE SPACE SEARCH;

HEURISTIC METHODS;

EID: 33748562119 PISSN: 10639667 EISSN: None Source Type: Conference Proceeding
DOI: 10.1109/VLSID.2006.106 Document Type: Conference Paper

Times cited : (2)

References (13)

1
- 0042635850
- Automatic application-specific instruction-set extensions under microarchitectural constraints
- K. Atasu, L. Pozzi, P. Ieime. Automatic application-specific instruction-set extensions under microarchitectural constraints. DAC, 256-261, 2003.
- (2003) DAC , pp. 256-261
- Atasu, K.¹ Pozzi, L.² Ieime, P.³

2
- 77952993550
- Instruction generation and regularity extraction for reconfigurable processors
- P. Brisk, A. Kaplan, R. Kastner, M. Sarrafzadeh. Instruction generation and regularity extraction for reconfigurable processors. CASES, 262-269, 2002.
- (2002) CASES , pp. 262-269
- Brisk, P.¹ Kaplan, A.² Kastner, R.³ Sarrafzadeh, M.⁴

3
- 0035211904
- Instruction generation for hybrid reconfigurable systems
- R. Kastner, S. Ogrenci-Memik, E. Bozorgzadeh, M. Sarrafzadeh. Instruction generation for hybrid reconfigurable systems. ICCAD, 127-130, 2001.
- (2001) ICCAD , pp. 127-130
- Kastner, R.¹ Ogrenci-Memik, S.² Bozorgzadeh, E.³ Sarrafzadeh, M.⁴

4
- 0348040125
- A scalable application-specific processor synthesis methodology
- F. Sun, S. Ravi, A. Raghunathan, N.K. Jha. A Scalable Application-Specific Processor Synthesis Methodology. ICCAD, 283-290, 2003.
- (2003) ICCAD , pp. 283-290
- Sun, F.¹ Ravi, S.² Raghunathan, A.³ Jha, N.K.⁴

5
- 0036907217
- Efficient instruction encoding for automatic instruction set design of configurable ASIPs
- Jong-eun Lee, K. Choi, N. Dutt. Efficient instruction encoding for automatic instruction set design of configurable ASIPs. ICCAD, 649-654, 2002.
- (2002) ICCAD , pp. 649-654
- Lee, J.-E.¹ Choi, K.² Dutt, N.³

6
- 4444384247
- Characterizing embedded applications for instruction-set extensible processors
- P. Yu, T. Mitra. Characterizing embedded applications for instruction-set extensible processors. DAC, 23-728, 2004.
- (2004) DAC , pp. 23-728
- Yu, P.¹ Mitra, T.²

7
- 0348128874
- Automatically generating custom instruction set extensions
- N. Clark, W. Tang, S. Mahlke. Automatically Generating Custom Instruction Set Extensions. Proceedings of the 1st Workshop on Application Specific Processors, 94-101, 2002.
- (2002) Proceedings of the 1st Workshop on Application Specific Processors , pp. 94-101
- Clark, N.¹ Tang, W.² Mahlke, S.³

8
- 0032678474
- Instruction set selection for ASIP design
- M. Gschwind. Instruction set selection for ASIP design. CODES, 7-11, 1999.
- (1999) CODES , pp. 7-11
- Gschwind, M.¹

9
- 4544343928
- Feedback driven instruction-set extension
- U. Kastens, D. Khoi Le, A. Slowik, M. Thies. Feedback driven instruction-set extension. SIGPLAN Not. 39(7), 126-135, 2004.
- (2004) SIGPLAN Not. , vol.39 , Issue.7 , pp. 126-135
- Kastens, U.¹ Le, D.K.² Slowik, A.³ Thies, M.⁴

10
- 84899829959
- A formal basis for the heuristic determination of minimum cost paths
- P. Hart, N. J. Nilsson, B. Raphael. A formal basis for the heuristic determination of minimum cost paths. IEEE Trans. Syst., Sci., Cybern., SSC-4, 2, 100-107, 1968.
- (1968) IEEE Trans. Syst., Sci., Cybern. , vol.SSC-4 , Issue.2 , pp. 100-107
- Hart, P.¹ Nilsson, N.J.² Raphael, B.³

11
- 84874878104
- University of Michigan at Ann Arbor
- MiBench Version 1.0, University of Michigan at Ann Arbor, http://www.eecs.umich.edu/mibench/
- MiBench Version 1.0

13
- 0010219146
- May
- TMS320C4x User's Guide, May 1999, http://www.ti.com
- (1999) TMS320C4x User's Guide

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.