Feedback driven instruction-set extension

ACM SIGPLAN Notices

Volumn 39, Issue 7, 2004, Pages 126-135

  Kastens, Uwe ^a   Le, Dinh Khoi ^a   Slowik, Adrian ^a   Thies, Michael ^a  

^a UNIVERSITY OF PADERBORN   (Germany)

Author keywords

Codesign; Compiler Generation; Encryption; Instruction Set Extensions; Network Processor; Simulator Generation

Indexed keywords

ABSTRACTING; CRYPTOGRAPHY; PROGRAM COMPILERS; PROGRAM PROCESSORS; SIMULATORS; SYSTEMS ANALYSIS;

CODESIGN; COMPILER GENERATION; INSTRUCTION-SET EXTENSIONS; NETWORK PROCESSOR; SIMULATOR GENERATION;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 4544343928     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/998300.997182     Document Type: Conference Paper

References (19)

1. K. Atasu, L. Pozzi, and P. Ienne. Automatic application-specific instruction-set extensions under microarchitectural constraints. In Proceedings of the 40th conference on Design automation, pages 256-261. ACM Press, 2003.
2. H. Choi, I.-C. Park, S. H. Hwang, and C.-M. Kyung. Synthesis of application specific instructions for embedded DSP software. In International Conference on Computer Aided Design (ICCAD-98), pages 665-671, N. Y., Nov. 8-12 1998. ACM Press.
3. H. Corporaal. Microprocessor Architectures - from VLIW to TTA. John Wiley & Sons, 1998.
4. M. A. Ertl, D. Gregg, A. Krall, and B. Paysan. Vmgen - a generator of efficient virtual machine interpreters. Software Practice and Experience, 32(3):265-294, Mar. 2002.
5. D. Fischer, U. Kastens, J. Teich, M. Thies, and R. Weper. Design space characterization for architecture/compiler co-exploration. In ACM SIG Proc. International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES 2001), pages 108-115, Georgia, Atlanta, USA, Nov. 2001.
6. D. Fischer, J. Teich, M. Thies, and R. Weper. Efficient architecture/compiler co-exploration for ASIPs. In ACM SIG Proc. International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES 2002), pages 27-34, Grenoble, France 2002, Oct. 2002.
7. C. W. Fraser, D. R. Hanson, and T. A. Proebsting. Engineering a simple, efficient code-generator generator. ACM Letters on Programming Languages and Systems, 1(3):213-226, Sept. 1992.
8. D. Goodwin and D. Petkov. Automatic generation of application specific processors. In Proceedings of the international conference on Compilers, architectures and synthesis for embedded systems, pages 137-147. ACM Press, 2003.
9. A. Hoffmann, O. Schliebusch, A. Nohl, G. Braun, O. Wahlen, and H. Meyr, A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA. In 2001 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '01), pages 625-630, Washington - Brussels - Tokyo, Nov. 2001. IEEE.
10. R. Kastner, S. Ogrenci-Memik, E. Bozorgzadeh, and M. Sarrafzadeh. Instruction generation for hybrid reconfigurable systems. In 2001 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '01), pages 127-131, Washington - Brussels Tokyo, Nov. 2001. IEEE.
11. Motorola. M-Core Reference Manual, 1998.
12. Motorola. MMC2001 Reference Manual, 1998.
13. A. Peymandoust, L. Pozzi, P. Ienne, and G. D. Micheli. Automatic instruction set extension and utilization for embedded processors. In Proceedings of the IEEE 14th International Conference on Application-specific Systems, Architectures and Processors, The Hague, The Netherlands, June 2003.
14. L. Pozzi, M. Vuletic, and P. Ienne. Automatic topology-based identification of instruction-set extensions for embedded processors. Technical report, Swiss Federal Institute of Technology Lausanne, Processor Architecture Laboratory, 2001.
15. T. A. Proebsting. Burs automata generation. ACM Transactions on Programming Languages and Systems (TOPLAS), 17(3):461-486, 1995.
16. T. A. Proebsting. Optimizing an ANSI C interpreter with superoperators. In Principles of Programming Languages (POPL '95), pages 322-332, 1995.
17. E. Stümpel, M. Thies, and U. Kastens. VLIW compilation techniques for superscalar architectures.
18. O. Wahlen, T. Gloekler, A. Nohl, A. Hoffmann, R. Leupers, and H. Meyr. Application specific compiler/architecture codesign: a case study. In Proceedings of the joint conference on Languages, compilers and tools for embedded systems, pages 185-193. ACM Press, 2002.
19. A. Wang, C. Rowen, D. Maydan, and E. Killian. Hardware/Software instruction set configurability for System-on-Chip processors. In Proceedings of the 2001 Design Automation Conference (DAC-01), pages 184-188, New York, June 18-22 2001. ACM Press.