Decimal multiplication via carry-save addition

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn 2003-January, Issue , 2003, Pages 348-358

  Erle, Mark A ^a   Schulte, Michael J ^b  

^a Lehigh University   (United States)

^b Wisconsin Electric Machines and Power Electronics Consortium   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN; DIGITAL ARITHMETIC; INTEGRATED CIRCUIT TESTING; ITERATIVE METHODS; PRODUCT DESIGN;

CARRY PROPAGATE ADDITION; CARRY SAVE ADDITION; COMMERCIAL APPLICATIONS; CRITICAL PATH DELAYS; CURRENCY CONVERSION; DECIMAL FLOATING POINTS; DECIMAL MULTIPLICATION; WORST-CASE LATENCIES;

COMPUTER ARCHITECTURE;

EID: 84942525963     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2003.1212858     Document Type: Conference Paper

References (18)

1. W. S. Brown and P. L. Richman, "The Choice of Base," Comm. of the ACM, vol. 12, pp. 560-561, Oct 1969.
2. R. P. Brent, "On the Precision Attainable with Various Floating-Point Number Systems," IEEE Trans. Comp., vol. C, pp. 601-607, Jan 1973.
3. R. W. Hamming, "On the Distribution of Numbers," Bell Syst. Tech. J., vol. 49, pp. 1609-1625, Oct 1970.
4. W. Buchholz, "Fingers or fists? (The Choice of Decimal or Binary Representation)," Communications of the ACM, vol. 2, no. 12, pp. 3-11, 1959.
5. A. Tsang and M. Olschanowsky, "A Study of Database 2 Customer Queries," IBM Technical Report 03.413, IBM, San Jose, CA, Apr 1991.
6. G. Ifrah, The Universal History of Computing-From the Abacus to the Quantum Computer. New York, NY: John Wiley and Sons, Inc., 2001. Translated from the French, and with Notes by E. F. Harding.
7. IEEE Standards Committee, "IEEE Standard for Floating-Point Arithmetic." http://754r.ucbtest.org/drafts/754r.pdf, February 2003.
8. Technical Committee on Microprocessors and Microcomputers of the IEEE Computer Society, "IEEE Standard for Radix-Independent Floating-Point Arithmetic," ANSI/IEEE Std 854-1987, IEEE, New York, NY, Oct 1987.
9. M. A. Erle, J. M. Linebarger, and M. J. Schulte, "Potential Speedup Using Decimal Floating-Point Hardware." Submitted to the 36th Asilomar Conference on Signals, Systems and Computers, Nov 2002.
10. M. Cowlishaw, "General Decimal Arithmetic Specification." http://www2.hursley.ibm.com/decimal/decarith.html, January 2003.
11. R. H. Larson, "High Speed Multiply Using Four Input Carry Save Adder," IBM Technical Disclosure Bulletin, pp. 2053-2054, December 1973.
12. T. Ohtsuki, Y. Oshima, S. Ishikawa, K. Yabe, and M. Fukuta, "Apparatus for Decimal Multiplication," U.S. Patent, Jun 1987. #4, 677, 583.
13. R. L. Hoffman and T. L. Schardt, "Packed Decimal Multiply Algorithm," IBM Technical Disclosure Bulletin, vol. 18, pp. 1562-1563, October 1975.
14. J. J. Bradley, B. L. Stoffers, T. R. S. Jr., and M. A. Widen, "Simplified Decimal Multiplication by Stripping Leading Zeros," U.S. Patent, Jun 1986. #4, 615, 016.
15. F. Y. Busaba, C. A. Krygowski, W. H. Li, E. M. Schwarz, and S. R. Carlough, "The IBM z900 Decimal Arithmetic Unit," in Conference Record of the Asilomar Conference on Signals, Systems and Computers, vol. 2, pp. 1335-1339, Nov 2001.
16. R. K. Richards, Arithmetic Operations in Digital Computers. New Jersey: D. Van Nostrand Company, Inc., 1955.
17. M. S. Schmookler and A. W. Weinberger, "High Speed Decimal Addition," IEEE Trans. Computers, vol. C-20, pp. 862-867, Aug 1971.
18. M. Cowlishaw, "Decimal Arithmetic Specification Encoding." http://www2.hursley.ibm.com/decimal/decbits.html, February 2003.