Methods for modeling resource contention on simultaneous multithreading processors

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn 2005, Issue , 2005, Pages 373-380

  Moseley, Tipp ^a   Kihm, Joshua L ^a   Connors, Daniel A ^a   Grunwald, Dirk ^a  

^a UCB 450   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

OPERATING SYSTEM SCHEDULING; PENTIUM-4 HYPER-THREADING PROCESSORS; RECURSIVE PARTITIONING; REGRESSION MODELS; SIMULTANEOUS MULTITHREADING (SMT);

BANDWIDTH; CACHE MEMORY; COMPUTATIONAL METHODS; COMPUTER HARDWARE; COMPUTER OPERATING SYSTEMS; COMPUTER SIMULATION; DECISION MAKING; MATHEMATICAL MODELS; REGRESSION ANALYSIS; RESOURCE ALLOCATION;

PROGRAM PROCESSORS;

EID: 33748519552     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2005.74     Document Type: Conference Paper

References (24)

1. A. Agarwal, J. Kubiatowicz, D. Kranz, B. H. Lim, D. Yeung, G. D'Souza, and M. Parkin. Sparcle: An evolutionary processor design for large-scale multiprocessors. IEEE Micro, 13(3):48-61, 1993.
2. E. J. Atkinson and T. M. Therneau. An introduction to recursive partitioning. Technical report, Mayo Foundation, Feb 2000.
3. M. V. Biesbrouck, T. Sherwood, and B. Calder. A co-phase matrix to guide simultaneous multithreading simulation. In Proceedings of the 2004 International Symposium on Performance Analysis of Systems and Software, pages 318-319, may 2004.
4. J. M. Borkenhagen, R. J. Eickemeyer, R. N. Kalla, and S. R. Kunkel. A multithreaded powerpc processor for commercial servers. IBM Journal of Research and Development, 44(6):885-898, November 2000.
5. J. Bulpin. Operating System Support for Simultaneous Multithreaded Processors. PhD thesis, University of Cambridge, Cambridge, UK, Feb 2005.
6. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting interthread cache contention on a chip multi-processor architecture. In Proceedings of the 11th International Symposium on High Performance Computer Architecture (HPCA), pages 340-351, Feb 2005.
7. B. A. Fields, R. Bodik, M. D. Hill, and C. J. Newburn. Using interaction costs for microarchitectural bottleneck analysis. In MICRO, pages 228-242, 2003.
8. D. Grunwald and S. Ghiasi. Microarchitectural denial of service: insuring microarchitectural fairness. In Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, pages 409-418. IEEE Computer Society Press, 2002.
9. Intel Corporation. Special issue on intel hyperthreading in pentium-4 processors. Intel Technology Journal, 1(1), January 2002.
10. Intel Corporation. The microarchitecture of the intel pentium-4 processor on 90nm technology. Intel Technology Journal, 1(1), February 2004.
11. R. N. Kalla, B. Sinharoy, and J. M. Tendlr. Ibm power5 chip: A dual-core multithreaded processor. IEEE Micro, 24(2):40-47, 2004.
12. J. L. Kihm, T. Moseley, and D. A. Connors. A mathematical model for accurately balncing co-phase effects in simulated multithreaded systems. In Proceedings of the ISCA Workshop on Modeling, Benchmarking, and Simulation (MoBS) 2005, June 2005.
13. J. L. Kihm, A. Settle, A. Janiszewski, and D. A. Connors. Understanding the impact of inter-thread cache interference on ILP in modern SMT processors. Journal of Instruction Level Parallelism, 7(2), 2005.
14. V. Krishnan and J. Torrellas. A chip-multiprocessor architecture with speculative multithreading. IEEE Transactions on Computers, 48(9):866-880, 1999.
15. D. T. Marr, F. Binns, D. L. Hill, G. Hinton, D. A. Koufaty, J. A. Miller, and M. Upton. Hyper-threading technology architecture and microarchitecture. Intel Technology Journal, 6(1):4-15, Feb. 2002.
16. T. Moseley, A. Shye, V. J. Reddi, M. Iyer, D. Fay, D. Hodgdon, J. L. Kihm, A. Settle, D. Grunwald, and D. A. Connors. Dynamic run-time architecture techniques for enabling continuous optimization. In Proceedings of the 2005 International Conference on Computing Frontiers, May 2005.
17. E. Perelman, G. Hamerly, M. V. Biesbrouck, T. Sherwood, and B. Calder. Using simpoint for accurate and efficient simulation. In SIGMETRICS, pages 318-319, 2003.
18. R Development Core Team. R: A language and environment for statistical computing. R Foundation for Statistical Computing, Vienna, Austria, 2004. 3-900051-07-0.
19. A. Snavely and D. M. Tullsen. Symbiotic jobscheduling for a simultaneous multithreaded processor. In Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, pages 234-244. ACM Press, 2000.
20. A. Snavely and D. M. Tullsen. Symbiotic jobscheduling for a simultaneous multithreading processor. In Architectural Support for Programming Languages and Operating Systems, pages 234-244, 2000.
21. A. Snavely, D. M. Tullsen, and G. Voelker. Symbiotic jobscheduling with priorities for a simultaneous multithreading processor. In Proceedings of the 2002 ACM SIGMETRICS international conference, on Measurement and modeling of computer systems, pages 66-76. ACM Press, 2002.
22. Standard Performance Evaluation Corporation. The SPEC CPU 2000 benchmark suite, 2000.
23. D. M. Tullsen, S. J. Eggers, and H. M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In 22nd Annual International Symposium on Computer Architecture, June 1995.
24. D. M. Tullsen, J. L. Lo, S. J. Eggers, and H. M. Levy. Supporting fine-grained synchronization on a simultaneous multithreading processor. In International Symposium on Architectural Support for Programming Languages and Operating Systems, pages 54-58, 2000.