Low-power log-MAP decoding based on reduced metric memory access

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 53, Issue 6, 2006, Pages 1244-1253

  Lee, Dong Soo ^a   Park, In Cheol ^b  

^a SAMSUNG Electronics   (South Korea)

^b Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

Low power design; Maximum a posteriori (MAP) algorithm; Memory optimization; Reverse calculation; Turbo codes; Turbo decoding

Indexed keywords

ALGORITHMS; DECODING; DIGITAL ARITHMETIC; ERROR CORRECTION; SIGNAL ENCODING; TURBO CODES; WIRELESS TELECOMMUNICATION SYSTEMS;

LOW POWER DESIGN; MAXIMUM A POSTERIORI ALGORITHM; REDUCED METRIC MEMORY ACCESS; REVERSE CALCULATION; TURBO DECODING;

COMPUTER AIDED NETWORK ANALYSIS;

EID: 33747059650     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2006.870901     Document Type: Article

References (25)

1. C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon limit error correcting coding and decoding: Turbo codes," in Proc. Int. Conf. Commun., May b1993, pp. 1064-1070.
2. G. Masera, G. Piccinini, M. R. Roch, and M. Zamboni, "VLSI architectures for turbo-codes," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 7, no. 3, pp. 369-379, Sep. 1999.
3. Z. Wang, "High Performance, Low Complexity VLSI Design of Turbo Decoders," Ph. D dissertation, ECE Dept., Univ. of Minnesota, Twin Cities, 2000.
4. Z. Wang, H. Suzuki, and K. K. Parhi, "VLSI implementation issues of turbo decoder design for wireless applications," in Proc. IEEE Int. Workshop Signal Process. Syst., 1999, pp. 503-512.
5. J. Vogt, K. Koora, A. Finger, and G. Gettweis, "Comparison of different turbo decoder realization for IMT-2000," in Proc. Globecom, 1999, pp. 2704-2708.
6. M. A. Bickerstaff, L. M. Davis, C. Thomas, D. Garen, and C. Nicol, "A 24 Mb/s radix-4 logMAP Turbo decoder for 3GPP-HSDPA mobile wireless," in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC), Feb. 2003, pp. 150-151.
7. V. C. Gaudet and P. G. Gulak, "A 13.3-Mb/s 0.35-μm CMOS analog turbo decoder IC with a configurable interleaver," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 2010-2015, Nov. 2003.
8. B. Bougard, A. Giulietti, V. Derudder, J. W. Weijers, S. Dupont, L. Hollevoet, F. Catthoor, L. V. der Perre, H. De Man, and R. Lauwereins, "A scalable 8.7 nJ/bit 75.6 Mb/s parallel concatenated convolutional (turbo-) codec," in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC), Feb. 2003, pp. 152-153.
9. M. Bickerstaff, D. Garrett, T. Prokop, C. Thomas, B. Widdup, G. Zhou, C. Nicol, and R.-H. Yan, "A unified turbo/Viterbi channel decoder for 3GPP mobile wireless in 0.18 μm CMOS," in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC), Feb. 2002, pp. 124-125.
10. Y. Wu, B. D. Woerner, and W. J. Ebel, "A simple stopping criterion for turbo decoding," IEEE Commun. Lett., vol. 4, no. 4, pp. 258-260, Aug. 2000.
11. A. J. Viterbi, "An intuitive justification and a simplified implementation of the MAP decoder for convolutional codes," IEEE J. Sel. Areas Commun., vol. 16, no. 2, pp. 260-264, Feb. 1998.
12. D. Garrett, B. Xu, and C. Nicol, "Energy efficient turbo decoding for 3G mobile," in Proc. IEEE Int. Symp. Low Power Electronics Design (ISLPED), 2001, pp. 328-333.
13. K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. New York: Wiley, 1999.
14. R. Gonzales, B. M. Gordon, and M. A. Horowitz, "Supply and threshold voltage scaling for low power CMOS," IEEE J. Solid-State Circuits, vol. 32, no. 8, pp. 1210-1216, Aug. 1997.
15. G. Masera, M. Mazza, G. Piccinini, F. Viglione, and M. Zamboni, "Architectural strategies for low-power VLSI turbo decoders," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 10, no. 3, pp. 279-285, Jun. 2002.
16. S. J. Lee, N. R. Shanbhan, and A. C. Singer, "A low-power VLSI architecture for turbo decoding," in Proc. IEEE Int. Symp. Low Power Electron. Des. (ISLPED), 2003, pp. 366-371.
17. C. Schurgers, F. Catthoor, and M. Engels, "Memory optimization of MAP turbo decoder algorithms," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 9, no. 2, pp. 305-312, Apr. 2001.
18. M. C. Shin and I. C. Park, "A programmable turbo decoder for multiple third-generation wireless standards," in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC), Feb. 2003, pp. 154-155.
19. J. Kwak, S. M. Park, and K. Lee, "Reverse tracing of forward state metric in log-MAP and MAX-log-MAP decoders," in Proc. IEEE Int. Symp. Circuits Syst., 2003, vol. 2, pp. 25-28.
20. Y. Wu, W. J. Ebel, and B. D. Woerner, "Forward computation of backward path metrics for MAP decoders," in Proc. VTC, 2000, pp. 2257-2261.
21. F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachtergaele, and A. Vandecappelle, Custom Memory Management Methodology: Exploration of Memory Organization for Embedded Multimedia System Design. Norwell, MA: Kluwer, 1998.
22. T. Okuma, Y. Cao, M. Muroyama, and H. Yasuura, "Reducing access energy of on-chip data memory considering active data bitwidth," in Proc. IEEE Int. Symp. Low Power Electron. Des. (ISLPED), 2002, pp. 88-91.
23. P. Robertson, E. Villebrun, and P. P. Hoeher, "A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain," in Proc. IEEE Int. Conf. Commun., Jun. 1995, pp. 1009-1013.
24. Technical Specification Group Radio Access Network, The 3rd generation partnership project (3GPP) 2005 [Online]. Available: http://www.3gpp.org
25. H. Michel and N. When, "Turbo-decoder quantization for UMTS," IEEE Commun. Lett., vol. 5, no. 2, pp. 55-57, Feb. 2001.