ISEGEN: An iterative improvement-based ISE generation technique for fast customization of processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 14, Issue 7, 2006, Pages 754-761

  Biswas, Partha ^a,b   Banerjee, Sudarshan ^a,c   Dutt, Nikil D ^a,c   Pozzi, Laura ^a,d   Ienne, Paolo ^a,e  

^a IEEE   (United States)

^b MATHWORKS INC   (United States)

^c 5226 Donald Bren Hall   (United States)

^d UNIVERSITY OF LUGANO   (Switzerland)

^e EPFL   (Switzerland)

Author keywords

Application specific processors; Hardware software partitioning; Instruction set extensions

Indexed keywords

APPLICATION-SPECIFIC PROCESSORS; EXPERIENCED DESIGNERS; HARDWARE-SOFTWARE PARTITIONING; INSTRUCTION SET EXTENSIONS;

CRYPTOGRAPHY; EMBEDDED SYSTEMS; ITERATIVE METHODS; LARGE SCALE SYSTEMS; PROGRAM PROCESSORS;

COMPUTER ARCHITECTURE;

EID: 33746904375     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2006.878345     Document Type: Conference Paper

References (20)

1. F. Vahid and T. D. Le, "Extending the Kernighan/Lin heuristic for hardware and software functional partitioning," Kluwer J. Design Autom, Embedded Syst., vol. 2, no. 2, pp. 237-261, 1997.
2. C. M. Fiduccia and R. M. Mattheyses, "A linear-time heuristic for improving network partitions," in Proc. DAC, 1982, pp. 175-181.
3. L. Tai, D. Knapp, R. Miller, and D. Macmillen, "Scheduling using behavioral templates," in Proc. DAC, 1995, pp. 101-106.
4. T. J. Callahan, P. Chong, A. Dehon, and J. Wawrzynek, "Fast module mapping and placement for datapaths in FPGAs," in Proc. FPGA, 1998, pp. 123-132.
5. D. S. Rao and F. J. Kurdahi, "On clustering for maximal regularity extraction," IEEE Trans. Comput-Aided Design Integr. Syst., vol. 12, no. 8, pp. 1198-1208, 1993.
6. M. Kahrs, "Matching a parts library in a silicon compiler," in Proc. ICCAD, 1986, pp. 169-172.
7. K. Keutzer, "DAGON: Technology binding and local optimization by DAG matching," in Proc. DAC. 1987, pp. 341-347.
8. K. Atasu, L. Pozzi, and P. Ienne, "Automatic application-specific instruction-set extensions under microarchitectural constraints," in Proc. DAC, 2003, pp. 256-261.
9. P. Biswas, S. Banerjee, N. Dutt, L. Pozzi, and P. Tenne, ISEGEN: Adapting Kernighan-Lin min-cut heuristic for generation of instruction set extensions Center for Embedded Computer Systems, Univ. of California, Irvine, Tech. Rep. ICS-TR-04-21, 2004.
10. P. Biswas, V. Choudhary, K. Atasu, L. Pozzi, P. Ienne, and N. Dutt, "Introduction of local memory elements in instruction set extensions," in Proc. DAC, 2004, pp. 729-734.
11. P. Biswas, S. Banerjee, N. Dutt, P. Ienne, and L. Pozzi, "Performance and energy benefits of instruction set extensions in an FPGA soft core," in Proc. VLSI-DESIGN, 2006, pp. 651-656.
12. N. Clark, H. Zhong, and S. Mahlke, "Processor acceleration through automated instruction set customization," in Proc. MICRO, 2003, pp. 129-140.
13. P. Yu and T. Mitra, "Scalable custom instructions identification for instruction-set extensible processors," in Proc. CASES, 2004, pp. 69-78.
14. F. Sun, S. Ravi, A. Raghunathan, and N. K. Jha, "Synthesis of custom processors based on extensible platforms," in Proc. ICCAD, 2002, pp. 641-648.
15. M. Arnold and H. Corporaal, "Designing domain-specific processors," in Proc. CODES, 2001, pp. 61-66.
16. H. Choi, J. S. Kim, C. W. Yoon, I. C. Park, S. H. Hwang, and C. M. Kyung, "Synthesis of application specific instructions for embedded DSP software," IEEE Trans. Comput., vol. 48, no. 6, pp. 603-614, Jun. 1999.
17. J. Cong, Y. Fan, G. Han, and Z. Zhang, "Application-specific instruction generation for configurable processor architectures," in Proc. FPGA, 2004, pp. 183-189.
18. C. Alippi, W. Fornaciari, L. Pozzi, and M. Sami, "A DAG based design approach for reconfigurable VLIW processors," in Proc. DATE, 1999, pp. 778-779.
19. R. Razdan and M. D. Smith, "A high-performance microarchitecture with hardware-programmable functional units," in Proc. MICRO, 1994, pp. 172-180.
20. Machine SUIF [Online], Available: http://www.eecs.harvard.edu/ hube/software/software.html