Performance improvements using coarse-grain reconfigurable logic in embedded SOCS

Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL

Volumn 2005, Issue , 2005, Pages 630-635

  Dimitroulakos, G ^a   Galanis, M D ^a   Goutis, C E ^a  

^a UNIVERSITY OF PATRAS   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATION; COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER PROGRAMMING LANGUAGES; COMPUTER SOFTWARE;

C LANGUAGE; HARDWARE/SOFTWARE PARTITIONING; KERNELS;

FORMAL LOGIC;

EID: 33746880687     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2005.1515801     Document Type: Conference Paper

References (17)

1. D.D. Gajski et al., "SpecSyn: An environment supporting the specify-explore-refine paradigm for hardware/software system design", in IEEE Trans. on VLSI Syst., vol. 6, no. 1, pp. 84-100, 1998.
2. J. Henkel, "A low power hardware/software partitioning approach for core-based embedded systems", in Proc. of the 36th ACM/IEEE DAC, pp. 122-127, 1999.
3. J. Villareal et al, "Improving Software Performance with Configurable Logic", in Design Automation for Embedded Systems (DAES), vol. 7, pp. 325-339, 2002.
4. G. Stitt et al., "Energy Savings and Speedups from Partitioning Critical Software Loops to Hardware in Embedded Systems", in ACM Trans. on Embedded Computing Systems (TECS), vol.3, no.1, pp. 218-232, Feb. 2004.
5. R. Hartenstein, "A Decade of Reconfigurable Computing: A Visionary Retrospective", in Proc. of DATE, pp. 642-649, 2001.
6. G. K. Rauwerda et al., "Mapping Wireless Communication Algorithms onto a Reconfigurable Architecture", in the Journal of Supercomputing, vol. 30, no. 3, pp. 263-282, Dec. 2004.
7. P. Brisk et al., "Instruction Generation and Regularity Extraction for Reconfigurable Processors", in Proc. of CASES, October 8-11, Grenoble, France, pp. 262-269, 2002.
8. T. Miyamori and K. Olukutun "REMARC: Reconfigurable Multimedia Array Coprocessor", in IEICE Trans. On Information and Systems, pp. 389-397, 1999.
9. H. Singh et al., "MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Communication-Intensive Applications", in IEEE Trans. on Computers, vol. 49, no. 5, pp. 465-481, May 2000.
10. Morpho Tecnologies, www.morphotech.com, 2005.
11. V. Baumgarte et al., "PACT XPP - A Self-Reconfigurable Data Processing Architecture", in the Journal of Supercomputing, Springer-Verlag, vol. 26, no. 2, pp. 167-184, September 2003.
12. J. Becker and A. Thomas, "Scalable Processor Instruction Set Extension", in IEEE Design & Test of Computers, vol. 22, no. 2, pp. 136-148, 2005.
13. B. Mei et al., "Exploiting Loop-Level Parallelism on Coarse-grained Reconfigurable Architectures Using Modulo Scheduling", in Proc. of IEEE DATE '03, pp. 255-261, 2003.
14. N. Bansal et al., "Network Topology Exploration of Mesh-Based Coarse-grain Reconfigurable Architectures", in Proc. of ACM/IEEE DATE '04, pp. 474-479, 2004.
15. SUIF2, http://suif.stanford.edu/suif/suif2/index.html, 2005.
16. MachineSUIF, http://www.eecs.harvard.edu/hube/research/machsuif.html, 2005.
17. SimpleScalar LLC, www.sim.plescalar.com, 2005.