Scalable processor instruction set extension

IEEE Design and Test of Computers

Volumn 22, Issue 2, 2005, Pages 136-148

  Becker, Jürgen ^a   Thomas, Alexander ^a  

^a UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SYSTEMS PROGRAMMING; DATA FLOW ANALYSIS; PIPELINE PROCESSING SYSTEMS; PROGRAM COMPILERS; REDUCED INSTRUCTION SET COMPUTING;

COARSE GRAINED RECONFIGURABLE PLATFORMS; DATA PATH INTEGRATION; EXTREME PROCESSING PLATFORM ARCHITECTURE;

PROGRAM PROCESSORS;

EID: 17844366293     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/MDT.2005.43     Document Type: Article

References (12)

1. J. Becker and R. Hartenstein, "Configware and Morphware Going Mainstream," J. Systems Architecture: The Euromicro J., vol 49, nos. 4-6, Sept. 2003, pp. 127-142.
2. S. Vassiliadis et al., "The MOLEN Polymorphic Processor," IEEE Trans. Computers, vol. 53, no. 11, Nov. 2004, pp. 1363-1375.
3. R. Hartenstein, R. Kress, and H. Reinig, "A New FPGA Architecture for Word-Oriented Data Paths," Proc. 4th Int'l Workshop Field-Programmable Logic and Applications (FPL 94), Springer-Verlag, 1994, pp. 144-155.
4. E. Waingold et al.; "Baring It All to Software: Raw Machines," Computer, vol 30, no. 11, Sept. 1997, pp. 86-93.
5. Xvid MPEG-4 Codec Project, http://www.xvid.org.
6. D. Martin, P. Bettler, and J. Geoffrey, "User-Defined Functions in DSP: PowerPlug Modules and the Carmel 20xx," white paper, Infineon Technologies, San Jose, Calif.
7. H. Schmit et al., "PipeRench: A Virtualized Programmable Data Path in 0.18 Micron Technology," Proc. 2002 Custom Integrated Circuits Conf. (CICC 02), IEEE Press, 2002, pp. 63-66.
8. C. Ebeling, D.C. Cronquist, and P. Franklin, "RaPiD - Reconfigurable Pipelined Data Path," Proc. 6th Int'l Workshop Field-Programmable Logic and Applications (FPL 96), Springer-Verlag, 1996, pp. 126-135.
9. J. Becker and M. Vorbach, "Architecture, Memory and Interface Technology Integration of an Industrial/Academic Configurable System-on-Chip (CSoC)," Proc. IEEE Computer Soc. Ann. Workshop VLSI (WVLSI 03), IEEE Press, 2003, pp. 107-112.
10. J. Gaisler, The LEON Processor User's Manual, http://www.gaisler. com.
11. V. Baumgarte et al., "PACT XPP - A Self-Reconfigurable Data Processing Architecture," Proc. 1st Int'l Conf. Engineering of Reconfigurable Systems and Algorithms (ERSA 01), CSREA Press, 2001, pp. 64-71.
12. LEON/ERC32 Cross Compilation System (LECCS), http://www.gaisler.com.