Formal methods for networks on chips

Proceedings - International Conference on Application of Concurrency to System Design, ACSD

Volumn 2005, Issue , 2005, Pages 188-189

  Goossens, Kees ^a  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 33746238141     PISSN: 15504808     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ACSD.2005.36     Document Type: Conference Paper

References (22)

1. M. Bekooij et al. Predictable embedded multiprocessor system design. In SCOPES, 2004.
2. L. Benini, etal. Networks on chips: A new SoC paradigm. IEEE Computer, 35(1), 2002.
3. W. Dally et al. Route packets, not wires: on-chip interconnection networks. In DAC, 2001. 2001.
4. O. P. Gangwal et al. Building predictable systems on chip: An analysis of guaranteed communication in the Æthereal network on chip. In P. van der Stok, editor, Dynamic and Robust Streaming In And Between Connected Consumer-Electronics Devices. Kluwer, 2005.
5. B. Gebremichael et al. Deadlock prevention in Æthereal protocol. Submitted.
6. K. Goossens et al. A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification. In DATE, 2005.
7. K. Goossens et al. The Æthereal network on chip: Concepts, architectures, and implementations. IEEE Design and Test of Computers, Sept-Oct 2005.
8. K. Goossens et al. Guaranteeing the quality of services in networks on chip. In [11], chapter 4.
9. K. Goossens et al. Networks on silicon: Combining best-effort and guaranteed services. In DATE, 2002.
10. K. Goossens. Embedding a CHDDL in a proof system. In CHARME, 1991.
11. A. Hansson et al. A Unified Approach to Constrained Mapping and Routing on Network-on-Chip Architectures. Submitted.
12. A. Jantsch and H. Tenhunen, editors. Networks on Chip. Kluwer, 2003.
13. K. Keutzer et al. System-level design: Orthogonalization of concerns and platform-based design. IEEE Trans. on CAD of Integrated Circuits and Systems, 19(12):1523-1543, 2000.
14. E. Lee et al. Synchronous data flow. Proc. of the IEEE, Sept. 1987.
15. J. Nurmi et al. editors. Interconnect-Centric Design for Advanced SoC and NoC. Kluwer, 2004.
16. J. Rexford et al. A router architecture for real-time communication in multicomputer networks. IEEE Trans. on Comp., 47(10), 1998.
17. E. Rijpkema et al. Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip. IEE Proc.: Comp. and Digi. Techn., 150(5), 2003.
18. E. Rijpkema et al, A router architecture for networks on silicon. In Proc. of Progress, Workshop on Embedded Systems, the Netherlands, 2001.
19. A. Rǎdulescu et al. An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming. IEEE Trans. on CAD of Integrated Circ. and Sys., 24(1), 2005.
20. J. Schmaltz et al A functional approach to the formal specification of networks on chip. In FMCAD, 2004.
21. M. Sgroi et al. Addressing the system-on-a-chip interconnect woes through communication-based design. In DAC, 2001.
22. H. Zhang. Service disciplines for guaranteed performance service in packet-switching networks. Proc. of the IEEE, 83(10), 1995.