Efficient decoupling capacitor planning via convex programming methods

Proceedings of the International Symposium on Physical Design

Volumn 2006, Issue , 2006, Pages 102-107

  Kahng, Andrew B ^a   Liu, Bao ^a   Tan, Sheldon X D ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Algorithms; Design; Reliability

Indexed keywords

ALGORITHMS; DESIGN; DYNAMIC PROGRAMMING; ELECTRIC NETWORK ANALYSIS; LINEAR PROGRAMMING; RELIABILITY; SIGNAL PROCESSING;

CONVEX PROGRAMMING; NANOMETER VLSI DESIGNS;

CAPACITORS;

EID: 33745945066     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1123008.1123028     Document Type: Conference Paper

References (20)

1. F. Alizadeh, "Interior Point Methods in Semidefinite Programming with Applications to Combinatorial Optimization," in SIAM Journal on Optimization, 5(1), pp. 13-51, 1995.
2. G. Bai, S. Bobba and I. N. Hajj, "Simulation and Optimization of the Power Distribution Network in VLSI Circuits," in Proc. Intl. Conf. on Computer-Aided Design, pp. 481-486, 2000.
3. S. Bobba and I. N. Hajj, "Estimation of Maximum Current Envelope for Power Bus Analysis and Design," in Proc. International Symposium on Physical Design, pp. 141-146, 1998.
4. B. Borchers, "CSDP User's Guide," http://infohost.nmt.edu/ ~borchers/csdp.html.
5. S. Benson, Y. Ye, and X. Zhang, "DSDP User's Guide," http://www-unix.mes.anl.gov/~benson/dsdp/.
6. M. X. Goemans, "Semidefinile Programming in Combinatorial Optimization," in Mathematical Programming, 79, pp. 143-161, 1997.
7. R. Gupta, B. Tutuianu, B. Krauter and L. T. Pillage, "The Elmore Delay as a Bound for RC Trees with Generalized Input Signals," in Proc. Design Automation Conference, pp. 364-369, 1995.
8. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Equivalent Elmore Delay for RLC Trees," in IEEE Trans. on Computer-Aided Design, 19(1), pp. 83-97, 2000.
9. J. Kozhaya, S. R. Nassif and F. Najm, "A Multigrid-like Technique for Power Grid Analysis," in IEEE Trans. on Computer-Aided Design, 21(10), pp. 1148-1160, 2002.
10. A. Odabasioglu, M. Celik and L. T. Pileggi, "PRIMA: Passive Reduced-Order Interconnect Macromodeling Algorithm," in Proc. Intl. Conference on Computer-Aided Design, pp. 58-65, 1997.
11. L. T. Pillage and R. A. Rohrer, "Asymptotic Waveform Evaluation for Timing Analysis," in IEEE Trans. on Computer-Aided Design, 9(4), pp.352-366, 1990.
12. M. Popovich and E. G. Friedman, "Decoupling Capacitors for Power Distribution Systems with Multiple Power Supple Voltages," in Proc. IEEE International System-On-Chip Conference, pp. 331-334, 2004
13. H. Qian, S. R. Nassif and S. S. Sapatnekar, "Random Walks in a Supply Network," in Proc. Design Automation Conference, pp. 93-98, 2003.
14. H. Su, S. Sapatnekar and S. Nassif, "Optimal Decoupling Capacitor Sizing and Placement for Standard Cell Layout Designs," in Proc. International Symposium on Physical Design, pp. 68-73, 2002.
15. Synopsys, "PrimeTime-SI User Manual," 2004.
16. L. Vandenberghe, S. Boyd and A. El Gamal, "Optimizing dominant time constant in RC circuits," in IEEE Trans. on Computer-Aided Design, 2(2), pp. 110-125, 1998.
17. L. Vandenberghe and S. Boyd, "Semidefinite Programming," in SIAM Review, 38(1), pp. 49-95, 1996.
18. M. Zhao, R. V. Panda, S. S. Sapatnekar, T. Edwards, R. Chaudhry and D. Blaauw, "Hierarchical Analysis of Power Distribution Networks," in Proc. Design Automation Conference, pp. 150-155, 2000.
19. S. Zhao, K. Roy and C.-K. Koh, "Frequency Domain Analysis of Switching Noise on Power Supply Network," in Proc. International Conference on Computer-Aided Design, pp. 487-492, Nov. 2000.
20. S. Zhao, K. Roy, C.-K. Koh, "Decoupling Capacitance Allocation for Power Supply Noise Suppression," in Proc. International Symposium on Physical Design, 2001.