An operating system infrastructure for fault-tolerant reconfigurable networks

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3894 LNCS, Issue , 2006, Pages 202-216

  Koch, Dirk ^a   Streichert, Thilo ^a   Dittrich, Steffen ^a   Strengert, Christian ^a   Haubelt, Christian D ^a   Teich, Jürgen ^a  

^a UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; COMPUTER OPERATING SYSTEMS; COMPUTER PROGRAMMING; COMPUTER SOFTWARE; EMBEDDED SYSTEMS; FAULT TOLERANT COMPUTER SYSTEMS; ONLINE SYSTEMS;

FAULT-TOLERANT SYSTEMS; HARDWARE RECONFIGURATION; INFRASTRUCTURES; RECONFIGURABLE NETWORKS; REROUTING;

COMPUTER NETWORKS;

EID: 33745621624     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11682127_15     Document Type: Conference Paper

References (17)

1. Lysecky, R., Vahid, F.: A Configurable Logic Architecture for Dynamic Hardware/Software Partitioning. In: Proceedings of the Conference on Design, Automation and Test in Europe, Paris, France (2004) 480-485
2. Streichert, T., Haubelt, C., Teich, J.: Online HW/SW-Partitioning in Networked Embedded Systems. In: Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC'05), Shanghai, China (2005) 982-985
3. Walder, H., Platzner, M.: Online Scheduling for Block-partitioned Reconfigurable Devices. In: Proc. of Design, Automation and Test in Europe (DATE03). (2003) 290-295
4. Ahmadinia, A., Bobda, C., Koch, D., Majer, M., Teich, J.: Task Scheduling for Heterogeneous Reconfigurable Computers. In: Proceedings of the 17th Symposium on Integrated Circuits and Systems Design (SBCCI), Pernambuco, Brazil (2004) 22-27
5. Ahmadinia, A., Bobda, C., Teich, J.: On-line Placement for Dynamic Reconfigurable Devices. Int. Journal of Embedded Systems (IJES) (2005)
6. Hecht, R., Timmermann, D., Kubisch, S., Zeeb, E.: Network-on-Chip basierende Laufzeitsysteme für dynamisch rekonfigurierbare Hardware. In: Proceedings of ARCS 2004, Augsburg, Germany (2004) 185-194
7. Baumgarte, V., May, F., Nückel, A., Vorbach, M., Weinhardt, M.: PACT XPP -A Self-Reconfigurable Data Processing Architecture. In: ERSA, Nevada (2001)
8. Chameleon Systems: CS2000 Reconfigurable Communications Processor, Family Product Brief. (2000)
9. Thomas, A., Becker, J.: Aufbau- und Strukturkonzepte einer multigranularen rekonfigurierbaren Hardwarearchitektur. In: Proceedings of ARCS 2004, Augsburg, Germany (2004) 165-174
10. Bobda, C., Koch, D., Majer, M., Ahmadinia, A., Teich, J.: A Dynamic NoC Approach for Communication in Reconfigurable Devices. In: Proceedings of International Conference on Field-Programmable Logic and Applications (FPL), Antwerp, Belgium (2004) 1032-1036
11. Dumitraş, T., Kerner, S., Mǎrculescu, R.: Towards On-Chip Fault-Tolerant Communication. In: Proceedings of the Asia and South Pacific Design Automation Conference 2003, Kitakyushu, Japan (2003)
12. Elnozahy, E.N.M., Alvisi, L., Wang, Y.M., Johnson, D.: A Survey of Rollback-Recovery Protocols in Message-Passing Systems. ACM Comput. Surv. 34(3) (2002)
13. Streichert, T., Haubelt, C., Teich, J.: Distributed HW/SW-Partitioning for Embedded Reconfigurable Systems. In: Proc. of DATE05, Munich, Germany (2005)
14. Cybenko, G.: Dynamic Load Balancing for Distributed Memory Multiprocessors. Journal of Parallel and Distributed Computing 7 (1989) 279-301
15. Altera: Nios Development Board - Reference Manual,Cyclone Edition (2005) http://www.altera.com.
16. Altera: Nios II Processor Reference Handbook (2005)
17. Jean Labrosse: micro-C/OS-II Second Edition (2002)