Online hardware/software partitioning in networked embedded systems

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2, Issue , 2005, Pages 982-985

  Streichert, Thilo ^a   Haubelt, Christian ^a   Teich, Jürgen ^a  

^a UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; EVOLUTIONARY ALGORITHMS; ITERATIVE METHODS; ONLINE SYSTEMS;

COMPUTATIONAL DEMANDS; COMPUTATIONAL TASK; DIFFUSION ALGORITHM; HW/SW PARTITIONS; ITERATIVE ALGORITHM; NETWORKED EMBEDDED SYSTEMS; ONLINE HARDWARE; TIME VARYING DEMAND;

EMBEDDED SYSTEMS;

EID: 33745634653     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1120725.1120772     Document Type: Conference Paper

References (6)

1. Douglas Chang, Malgorzata Marek-Sadowska, " Partitioning Sequential Circuits on Dynamically Reconfigurable FPGAs," International Symposium on FPGAs, 1998.
2. G. Cybertko, " Dynamic Load Balancing for Distributed Memory Multiprocessors," Jozlmel of Parallel and Distributed Systems, pp. 279-301, 1998.
3. R.Dick, N. Jha, "CORDS: Hardware-Software Co-Synthesis of Reconfigurable Real-Time Distributed Embedded Systems," ICCAD'98, 1998.
4. R. Elsiisser, A. Frommer, B. Monien, R. Preis, " Optimal and Alternating-Direction Loadbalancing Schemes," EINT-PW 99, Parallel Processing, 1999.
5. I. Ouaiss, S. Govindarajan, V. Srirrivasan, M. Kaul, R. Vemuri, li An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures," IPPS/SPDP Workshops, 1998.
6. C. Zhang, F. Vahid, R. Lysecky, I' A Self-Tuning Cache Architecture for Embedded Systems," DATE'U4, 2004.