M2E: A multiple-input, multiple-output function extension for RISC-based extensible processors

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3894 LNCS, Issue , 2006, Pages 191-201

  Chen, Xiaoyong ^a   Maskell, Douglas L ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; COMPUTER ARCHITECTURE; COMPUTER SCIENCE; REDUCED INSTRUCTION SET COMPUTING;

CUSTOM FUNCTIONAL UNITS (CFUS); DUAL-INPUT, SINGLE-OUTPUT (DISO); FUNCTION EXTENSION; MULTIPLE-INPUT, MULTIPLE-OUTPUT (MIMO);

PROGRAM PROCESSORS;

EID: 33745590838     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11682127_14     Document Type: Conference Paper

References (18)

1. Altera Corp., NIOS II Custom Instruction User Guide, 2005.
2. Pan Yu and Tulika Mitra: Scalable Custom Instructions Identification for Instruction-Set Extensible Processors. Proceedings of the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems, Washington, D.C., Sept. 2004.
3. K. Atasu, L. Pozzi, and P. Ienne: Automatic Application-Specific Instruction-Set Extensions Under Microarchitectural constraints. 40st ACM/IEEE Design Automation Conference (DAC), 2003
4. John R. Hauser and John Wawrzynek: Grap: A MIPS Processor with A Reconfigurable Coprocessor. Proceedings of the 5th IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, Calif, April 1997.
5. B.Kastrup, A. Bink, and J. Hoogerbrugge: ConCISe: A Compiler-Driven CPLD-based Instruction Set Accelerator. Proceedings of the 7th IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, Calif., Apr. 1999.
6. P.Ienne, L. Pozzi, and M. Vuletic: On the Limits of Processor Specialisation by Mapping Dataflow Sections on Ad-hoc Functional Units. Technical Report 01/376, Swiss Federal Institute of Technology Lausanne, Computer Science Department, Dec. 2001.
7. Xilinx Inc., PowerPC Processor Reference Guide, 2003
8. Partha Biswas, Sudarshan Banerjee, Nikil D. Dutt, Laura Pozzi, Paolo Ienne: ISEGEN: Generation of High-Quality Instruction Set Extensions by Iterative Improvement. Design Automation and Test in Europe (DATE), 2005.
9. J. Cong, Y. Fan, G. Han, A. Jagannathan, G. Reinman and Z. Zhang: Instruction Set Extension with Shadow Registers for Configurable Processors. Proceedings of the ACM International Symposium on Field-Programmable Gate Arrays, Feb. 2005.
10. Pan Yu and Tulika Mitra: Characterizing Embedded Applications for Instruction-Set Extensible Processors. 41st ACM/IEEE Design Automation Conference (DAC), June 2004.
11. Rahul Razdan and Michael D. Smith: A High-Performance Microarchitecture with Hardware-Programmable Functional Units. Proceedings of the 27th Annual International Symposium on Microarchitecture (MICRO-27), November, 1994.
12. SimpleScalar LLC, http://www.simplescalar.com.
13. Georgi Kuzmanov, Georgi Gaydadjiev, and Stamatis Vassiliadis: The MOLEN Processor Prototype. FCCM 2004.
14. MediaBench, http://cares.ucsl.ucla.edu/MediaBench/.
15. G. Kane and J. Heinrich: MIPS RISC Architecture. Prentice-Hall, 1992.
16. Altera Corp.: Nios II Processor Reference Handbook, 2005.
17. Xilinx Inc.: MicroBlaze Processor Reference Guide, 2005.
18. Zhi Guo, Walid Najjar, Frank Vahid, Kees Vissers: A Quantitative Analysis of The Speedup Factors of FPGAs over Processors. Proceeding of the 2004 ACM/SIGDA 12th international Symposium on Field programmable Gate Arrays, Monterey, California, USA, February 2004.