A novel register organization for VLIW digital signal processors

2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT)

Volumn 2005, Issue , 2005, Pages 337-340

  Lin, Tay Jyi ^a   Lee, Chen Chia ^a   Liu, Chih Wei ^a   Jen, Chein Wei ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATION; SOCIETIES AND INSTITUTIONS; VLSI CIRCUITS;

ACCESS TIME; VLIW DIGITAL SIGNAL PROCESSORS;

DIGITAL SIGNAL PROCESSING;

EID: 33745446678     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VDAT.2005.1500090     Document Type: Conference Paper

References (17)

1. S. Rixner, W. J. Dally, B. Khailany, P. Mattson, U. J. Kapasi, and J. D. Owens, "Register organization for media processing," in Proc. HPCA-6, 2000, pp.375-386
2. J. H. Tseng and K. Asanovic, "Banked multiported register files for high-frequency superscalar microprocessors," in Proc. ISCA, 2003, pp.62-71
3. R. E. Kessler, "The Alpha 21264 microprocessor," IEEE Micro, vol.19, pp.24-36, Mar.-Apr.1999
4. A. Terechko, E. L. Thenaff, M. Garg, J. Eijndhoven, and H. Corporaal, "Inter-cluster communication models for clustered VLIW processors," in Proc. HPCA-9, 2003, pp.354-364
5. J. Zalamea, J. Llosa, E. Ayguade, and M. Valero, "Hierarchical clustered register file organization for VLIW processors," in Proc. IPDPS, 2003, pp.77-86
6. P. Faraboschi, G. Brown, J. A. Fisher, G. Desoll, and F. M. O. Homewood, "Lx: a technology platform for customizable VLIW embedded processing," in Proc. ISCA, 2000, pp.203-213
7. E. F. Barry, G. G. Pechanek, and P. R. Marchand, "Register file indexing methods and apparatus for providing indirect control of register file addressing in a VLIW processor," International Application Published under the Patent Cooperation Treaty (PCT), WO 00/54144, Mar. 9 2000
8. TMS320C6000 CPU and Instruction Set Reference Guide, Texas Instruments Inc., 2000
9. K. Arora, H. Sharangpani, and R. Gupta, "Copied register files for data processors having many execution units" U.S. Patent 6 629 232, Sep. 30, 2003
10. A. Kowalczyk et al., "The first MAJC microprocessor: a dual CPU system-on-a-chip," IEEE J. Solid-State Circuits, vol. 36, pp.1609-1616, Nov. 2001
11. T. J. Lin, et al., "Performance evaluation of ring-structure register file in multimedia applications," in Proc. ICME, 2003, pp.121-124
12. TMS320C55x DSP Programmer's Guide, Texas Instruments Inc., July 2000
13. T. Kumura, M. Ikekawa, M. Yoshida, and I. Kuroda, "VLIW DSP for mobile applications," IEEE Signal Processing Mag., pp.10-21, July 2002
14. R. K. Kolagotla, et al, "High-performance dual-MAC DSP architecture," IEEE Signal Processing Mag., pp.42-53, July 2002
15. M. Franklin and G. S. Sohi, "Register traffic analysis for streamlining inter-operation communication in fine-grain parallel processors," in Proc. MICRO-25, 1992, pp.23 6-245
16. I. Park, M. D. Powell, and T. N. Vijaykumar, "Reducing register ports for higher speed and lower energy," in Proc. MICRO-35, 2002, pp.171-182
17. V. Zyuban and P. Kogge, "The energy complexity of register files," in Proc. ISLPED, 1998, pp.305-310