Performance evaluation of ring-structure register file in multimedia applications

Proceedings - IEEE International Conference on Multimedia and Expo

Volumn 1, Issue , 2003, Pages I121-I124

  Lin, Tay Jyi ^a   Chang, Chi Chi ^a   Yang, Tsung Hsun ^a   Chang, Yu Ming ^a   Lin, Chien Hung ^a   Lee, Chen Chia ^a   Lin, Hung Yueh ^a   Jen, Chein Wei ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRONIC DATA INTERCHANGE; SWITCHING CIRCUITS;

ACCESS TIME; DSP PROCESSOR; FUNCTIONAL UNITS; MEDIA PROCESSORS; MULTIMEDIA APPLICATIONS; REGISTER FILES; SILICON AREA; SWITCH NETWORK;

VERY LONG INSTRUCTION WORD ARCHITECTURE;

EID: 33745473627     PISSN: 19457871     EISSN: 1945788X     Source Type: Conference Proceeding    
DOI: 10.1109/ICME.2003.1220869     Document Type: Conference Paper

References (11)

1. S. Rixner, W. J. Dally, B. Khailany, P. Mattson, U. J. Kapasi, and J. D. Owens, "Register Organization for Media Processing, " International Symposium on High Performance Computer Architecture (HPCA), pp.375-386, 2000.
2. TMS320C64x DSP Library Programmer's Reference, Texas Instruments Inc., Apr 2002.
3. G. G. Pechanek and S. Vassiliadis, "The Man Array Embedded Processor Architecture, " Euromicro Conference, vol. 1, pp.348-355, September, 2000.
4. G. Fettweis, M. Bolle, J. Kneip, and M. Weiss, On DSP: A New Architecture for Wireless LAN Applications, Embedded Processor Forum, May 2002.
5. J. L Hennessy, and D. A. Patterson, Computer Architecture - A Quantitative Approach, 3rd Edition, Morgan Kaufmann, 2002.
6. H. Pan and K. Asanovic, "Heads and Tails: A Variable-Length Instruction Format Supporting Parallel Fetch and Decode, " International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES 2001), Nov 2001.
7. DSP Architecture v.2 Instruction Set Manual [Online], available: http://twins.ee.netu.edu.tw/dspv2.
8. T. Kumura, M. Ikekawa, M. Yoshida, and I. Kuroda, "VLIW DSP for Mobile Applications, " IEEE Signal Processing Magazine, pp. 10-21, July 2002.
9. TMS320C55x DSP Programmer's Guide, Texas Instruments Inc., July 2000.
10. R. K. Kolagotla, et al, "A 333-MHz Dual-MAC DSP Architecture for Next-Generation Wireless Applications, " IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP 2001), vol. 2, pp.1013-1016, May 2001.
11. P. Lapsley, J. Bier, A. Shoham, and E. A. Lee, DSP Processor Fundamentals - Architectures and Features, IEEE Press, 1996.