Exploring processor design options for Java-based middleware

Proceedings of the International Conference on Parallel Processing

Volumn 2005, Issue , 2005, Pages 59-68

  Karlsson, Martin ^a   Hagersten, Erik ^a   Moore, Kevin E ^b   Wood, David A ^b  

^a UPPSALA UNIVERSITY   (Sweden)

^b University of Wisconsin   (United States)

Author keywords

Characterization; CMP; ILP; Java; Middleware; Workloads

Indexed keywords

CHIP MULTI-PROCESSORS (CMP); ILP; PERFORMANCE BOTTLENECKS; WORKLOADS;

BENCHMARKING; CHARACTERIZATION; JAVA PROGRAMMING LANGUAGE; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS;

MIDDLEWARE;

EID: 33745157206     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2005.38     Document Type: Conference Paper

References (29)

1. Paul Barford and Mark Crovella, Generating Representative Web Workloads for Network and Server Performance Evaluation. In Proceedings of the 1998 ACM Sigmetrics Conference on Measurement and Modeling of Computer Systems, pages 151-160. June 1998.
2. L. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. In Proceedings of the 27th Annual International Symposium on Computer Architecture, 2000.
3. Luiz A. Barroso, Kourosh Gharachorloo, and Edouard Bugnion. Memory System Characterization of Commercial Workloads. In Proceedings of the 25th Annual International Symposium on Computer Architecture, pages 3-14, 1998.
4. Harold W. Cain, Ravi Rajwar, Morris Marden, and Mikko H. Lipasti. An Architectural Evaluation of Java TPC-W. In Proceedings of the Seventh IEEE Symposium on High-Performance Computer Architecture, pages 229-240, 2001.
5. Nirut Chalainanont, Eriko Nurvitadhi, Kingsum Chow, and Shih-Lien Lu. Characterization of L3 Cache Behavior of Java Application Server. In Seventh Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW-7), 2004.
6. George Z. Chrysos and Joel S. Emer. Memory Dependence Prediction Using Store Sets. In Proceedings of the 25th Annual International Symposium on Computer Architecture (ISCA'98), pages 142-153, 1998.
7. Karel Driesen and Urs Hölzle. Accurate indirect branch prediction. In Proceedings of the 25th annual international symposium on Computer architecture, pages 167-178. IEEE Computer Society, 1998.
8. A. N. Eden and T. Mudge. The YAGS branch prediction scheme. In Proceedings of the 31st Annual ACM/IEEE International Symposium on Microarchitecture, pages 69-77. IEEE Computer Society Press. 1998.
9. M. Ekman and P. Stenström. Performance and Power Impact of Issue-width in Chip-Multiprocessor Cores. In Proceedings of International Conference on Parallel Processing (ICPP), 2003.
10. A. Hartstein and T. R. Puzak. The Optimum Pipeline Depth for a Microprocessor. In Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA'01), pages 7-13, 2002.
11. A. Jaleel and B. Jacob. In-line interrupt handling for software-managed TLBs. In Proceedings. 2001 International Conference on Computer Design, pages 62-67, Sept 2001.
12. Stephan Jourdan, Tse-Hao Hsing, Jared Stark, and Yale N. Patt. The Effects of Mispredicted-Path Execution on Branch Prediction Structures. In Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques (PACT'96). page 58. IEEE Computer Society, 1996.
13. M. Karlsson, K. Moore, E. Hagersten, and D. A. Wood. Memory System Behavior of Java-Based Middleware. In Proceedings of the Ninth International Symposium on High Performance Computer Architecture (HPCA-9), Anaheim, California, USA, February 2003.
14. Martin Karlsson, Kevin Moore, Erik Hagersten, and David Wood. Memory Characterization of the ECperf Benchmark. In Proceedings of the 2nd Annual Workshop on Memory Performance Issues (WMPI 2002), held in conjunction with the 29th International Symposium on Computer Architecture (ISCA29), Anchorage, Alaska. USA, May 2002.
15. Tao Li, Lizy Kurian John, and Jr. Robert H. Bell. Modeling and Evaluation of Control Flow Prediction Schemes Using Complete System Simulation and Java Workloads. In 10th IEEE International Symposium on Modeling Analysis Simulation of Computer and Telecommunications Systems (MASCOTS'02), October 2002.
16. Yue Luo and Lizy Kurian John. Workload Characterization of Multi-threaded Java Servers. In IEEE International Symposium on Performance Analysis of Systems and Software, 2001.
17. P. S. Magnusson, M. Christensson, D. Forsgren J. Eskilson, G. Hllberg, J. Hgberg, A. Moestedt F. Larsson, and B. Werner. Simics: A Full System Simulation Platform. IEEE Computer, February 2002.
18. Morris Marden. Shih-Lien Lu, Konrad Lai, and Mikko Lipasti. Memory System Behavior in Java and Non-Java Commercial Workloads. In Proceedings of the Fifth Workshop on Computer Architecture Evaluation Using Commercial Workloads, 2002.
19. Milo M. K. Martin, Daniel J. Sorin, Mark D. Hill, and David A. Wood. Bandwidth Adaptive Snooping. In HPCA, pages 251-262, 2002.
20. Carl J. Mauer, Mark D. Hill, and David A. Wood. Full-system timing-first simulation. In Proceedings of the 2002 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, pages 108-116. ACM Press, 2002.
21. Sun Microsystems. Performance documentation for the Java hotspot vm. http://java.sun.com/docs/hotspot/ism.html.
22. Andreas Moshovos. Memory Dependence Prediction. PhD thesis, University of Wisconsin-Madison, 1998.
23. Kunle Olukotun, Basem A. Nayfeh, L. Hammond, K. Wilson, and K.-Y. Chang. The Case for a Single-Chip Multiprocessor. In Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, 1996.
24. Joshua A. Redstone, Susan J. Eggers, and Henry M. Levy. An analysis of operating system behavior on a simultaneous multithreaded architecture. SIGPLAN Not., 35(11):245-256, 2000.
25. [25[ SPEC. SPEC cpu2000 Page. http://www.spec.org/osg/cpu2000/.
26. Lawrence Spracklen, Yuan Chou, and Santosh G. Abraham. Effective Instruction Prefetching in Chip Multiprocessors for Modern Commercial Applications. In Proceedings of the 11th International Symposium on High Performance Computer Architecture (HPCA-11), 2005.
27. M. Tremblay, J. Chan, S. Chaudhry, A. W. Conigliam, and S. S. Tse. The MAJC architecture: a synthesis of parallelism and scalability. IEEE Micro. 20(6):12-25, 2000.
28. [28[ Kenneth C. Yeager. The MIPS R10000 Superscalar Microprocessor. IEEE Micro, 16(2):28-40, April 1996.
29. Craig B. Zilles, Joel S. Emer, and Gurindar S. Sohi. The Use of Multithreading for Exception Handling. In Proceedings of the 32nd Annual IEEE/ACM International Symposium, on Microarchitecture, pages 219-229, November 1999.