A framework for modeling the distributed deployment of synchronous designs

Formal Methods in System Design

Volumn 28, Issue 2, 2006, Pages 93-110

  Carloni, Luca P ^a   Sangiovanni Vincentelli, Alberto L ^b  

^a Columbia University ^*  (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Desynchronization; Distributed systems; GALS; Latency insensitive design

Indexed keywords

COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER SOFTWARE; CONCURRENCY CONTROL; DISTRIBUTED COMPUTER SYSTEMS; SYSTEMS ANALYSIS;

DESYNCHRONIZATION; GALS; LATENCY-INSENSITIVE DESIGN; SIGNAL ABSENCE;

SYNCHRONOUS MACHINERY;

EID: 33744518062     PISSN: 09259856     EISSN: None     Source Type: Journal    
DOI: 10.1007/s10703-006-7842-x     Document Type: Article

References (25)

1. Benveniste A (2001) Some synchronization issues when designing embedded systems from components. In: Henzinger T, Kirsch C (eds) Embedded Software. Proc. of the First Intl. Workshop, EMSOFT 2001, vol. 2211 of LNCS, pp. 32-49
2. Benveniste A, Caillaud B, Guernic PL (1999) From synchrony to asynchrony. In: Baeten J, Mauw S. (eds) CONCUR'99, vol. 1664 of LNCS, pp. 162-177
3. Benveniste A, Caillaud B, Guernic PL (2000) Compositionality in dataflow synchronous languages: Specification & distributed code generation. Inform Comput 163:125-171
4. Benveniste A, Carloni LP, Caspi P, Sangiovanni-Vincentelli AL (2003a) Heterogeneous reactive systems modeling and correct-by-construction deployment. In: Alur R, Lee I (eds) Proc. of the Third Intl. Conf. on Embedded Software (EMSOFT), vol. 2855 of LNCS, pp. 35-50
5. Benveniste A, Caspi P, Edwards S, Halbwachs N, Guernic PL, de Simone R (2003b) The synchronous language twelve years later. Proc. of the IEEE 91(1):64-83
6. Benveniste A, Caspi P, Guernic PL, Marchand H, Talpin JP, Tripakis S (2002) A protocol for loosely time-triggered architectures. In: Sifakis J, Sangiovanni-Vincentelli A (eds) Embedded Software. Proc. of the Second Intl. Workshop, EMSOFT 2002., vol. 2491 of LNCS, pp. 32-49
7. Benveniste A, Guernic PL (1990) Hybrid dynamical systems theory and the signal language. IEEE Trans Automatic Control 5:535-546
8. Berry G (2000) The foundations of esterel. MIT Press
9. Carloni LP (2004) Latency-insensitive design. Ph.D. thesis, University of California Berkeley, Electronics Research Laboratory, College of Engineering, Berkeley, CA 94720. Memorandum No. UCB/ERL M04/29
10. Carloni LP, McMillan KL, Saldanha A, Sangiovanni-Vincentelli AL (1999a) A methodology for "correct-by-construction" latency insensitive design. In: Proc. Intl. Conf. on Computer-Aided Design, pp. 309-315
11. Carloni LP, McMillan KL, Sangiovanni-Vincentelli AL (1999b) Latency insensitive protocols. In: Halbwachs N, Peled D. (eds) Proc. of the 11th Intl. Conf. on Computer-Aided Verification, vol. 1633. Trento, Italy, pp. 123-133
12. Carloni LP, McMillan KL, Sangiovanni-Vincentelli AL (2001) Theory of latency-insensitive design. IEEE Trans Comp-Aided Design of Integ Cir Syst 20(9):1059-1076
13. Carloni LP, Sangiovanni-Vincentelli AL (2002) Coping with latency in SOC design. IEEE Micro 22(5):24-35
14. Carloni LP, Sangiovanni-Vincentelli AL (2003) A formal modeling framework for deploying synchronous designs on distributed architectures. In: FMGALS 2003: First Intl. Workshop on Formal Methods for Globally Asynchronous Locally Synchronous Architectures, pp. 11-31
15. Chapiro DM (1984) Globally-asynchronous locally-synchronous systems. Ph.D. thesis, Stanford University
16. Cortadella J, Kondratyev A, Lavagno L, Sotiriou C (2003) A concurrent model for de-synchronization. In: Proc. Intl. Workshop on Logic Synthesis, pp. 294-301
17. Edwards S, Lavagno L, Lee E, Sangiovanni-Vincentelli A (1997) Design of embedded systems: Formal methods, validation and synthesis. Proc. of the IEEE 85(3):266-290
18. Guernic PL, Talpin JP, Lann JCL (2003) Polychrony for system design. J Cir, Syst Comp 12(3):261-303
19. Halbwachs N, Caspi P, Raymond P, Pilaud D (1991) The synchronous data flow programming language LUSTRE. Proc. of the IEEE 79(9):1305-1320
20. Jacobson H, Kudva P, Bose P, Cook P, Schuster S, Mercer E, Myers C (2002) Synchronous interlocked pipelines. In: 8th Intl. Symp. on Asynchronous Circuits and Systems
21. Lee EA, Sangiovanni-Vincentelli A (1998) A framework for comparing models of computation. IEEE Trans Comp-Aided Design Integ Cir Syst 17(12):1217-1229
22. Mousavi M, Guernic PL, Talpin J, Shukla SK, Basten T (2004) Modeling and validating globally asynchronous design in synchronous frameworks. In: Proc. European Design and Test Conf., pp. 384-389
23. Potop-Butucaru D, Caillaud B, Benveniste A (2004) Concurrency in synchronous systems. In: Fourth Intl. Conf. on Application of Concurrency to System Design
24. Talpin JP, Benveniste A, Caillaud B, Guernic PL (1999) Hierachical normal form for desynchronization. Technical Report 3822, IRISA
25. Talpin JP, Guernic PL, Shukla SK, Gupta R, Doucet F (2004) Formal refinement-checking in a system-level design methodology. Fundamenta Informaticae, pp. 243-273