Increasing register file immunity to transient errors

Proceedings -Design, Automation and Test in Europe, DATE '05

Volumn I, Issue , 2005, Pages 586-591

  Memik, Gokhan ^a   Kandemir, Mahmut T ^b   Ozturk, Ozean ^b  

^a NORTHWESTERN UNIVERSITY   (United States)

^b PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA CORRUPTION; REGISTER DUPLICATION; SUPERSCALAR PROCESSORS; TRANSIENT ERRORS;

BUFFER STORAGE; DIGITAL STORAGE; ERROR DETECTION; PROBABILITY; PROGRAM PROCESSORS; RESEARCH AND DEVELOPMENT MANAGEMENT;

SYSTEMS ANALYSIS;

EID: 33646910220     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2005.181     Document Type: Conference Paper

References (28)

1. Albonesi, D. H. Selective cache ways. In Int. Symposium of Microarchitecture, Nov. 1999. Haifa / Israel.
2. Austin, T. DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design. In Intl. Symp. on Microarchitecture, Nov. 1999.
3. Bossen, D. C., J. M. Tendler, and K. Reick., POWER4 System Design for High Reliability. IEEE Micro, March 2002, 22(2): p. 16-24.
4. Burger, D. and T. Austin, SimpleScalar Tool Set, Version 2.0. June 1997, University of Wisconsin.
5. Chen, C. and A. K. Somani, Fault Containment in Cache Memories for TMR Redundant Processor Systems. IEEE Transactions on Computers, March 1999, 48(4): p. 609-623.
6. Dell, T. J., A White Paper on the Benefits of Chipkill-Correct ECC for PC Serve Main Memory. Nov. 1997, IBM Microelectronics Division.
7. Dupont, E. Soft Error: A new skill in semiconductor business. In International Reliability Physics Symposium, 2003.
8. EETimes. Two call on superscalar CPUs for handset apps, Oct. 2003, http://www.eetimes.com/futureofsemis/showArticle.jhtml?articleId=1650212 3&kc=6255.
9. Global-Electronics. Renesas and Hitachi announce development of 32-Bit RISC CPU Core for Embedded Systems, http:/7www.global-electronics.net/id/23262/ CMEntries_ID/46656.
10. Hinton, G., D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel, The microarchitecture of the Pentium 4 processor. 2001.
11. Kessler, R., The Alpha 21264 Microprocessor. IEEE Micro, Mar/Apr 1999, 19(2).
12. Kim, I. and M. H. Lipasti. Understanding Scheduling Replay Schemes. In International Symp. on High Performance Computer Architecture, Feb. 2004.
13. Kim, S. and A. K. Somani, An Adaptive Write Error Detection Technique in On-Chip Caches of Multi-Level Caching Systems, Journal of Microprocessors and Microsystems, March 1999, 22(9); p. 561-570.
14. Kim, S. and A. K. Somani. Area Efficient Architectures for Information Integrity in Cache Memories. In Intl. Symp. on Computer Architecture, 1999.
15. Li. L., V. Degalahal, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin. Soft error and energy consumption interactions: a data cache perspective. In International Symposium on Low Power Electronics and Design, 2004.
16. Patel, S. J., Z. Kalbarczyk, R. K. Iyer, W. Magda, and N. Nakka. A Processor-Level Framework for High-Performance and High-Dependability. In Workshop on Evaluating and Architecling Systems for Dependability, 2001.
17. Phelan, R., Addressing Soft Errors in ARM Core-based SoC. Dec. 2003, ARM Ltd.
18. Rashid, F., K. K. Saluja, and P. Ramanathan. Fault tolerance through reexecution in multiscalar architecture. In International Conference on Dependable Systems and Networks (DSN). June 2000.
19. Ray, J., J. Hoe, and B. Falsafi. Dual Use of Superscalar Datapath for Transient-Fault Detection and Recovery. In International Symposium on Microarchitecture (MICRO), Dec. 2001.
20. Rebaudengo, M., M. S. Reorda, and M.Violante. An Accurate Analysis of the Effects of Soft Errors in the Instruction and Data Caches of a Pipelined Microprocessor. In Design, Automation and Test in Europe (DATE), 2003.
21. Reinhardt. S. K. and S. S. Mukherjee. Transient Fault Detection via Simultaneous Multithreading. In Intl. Symp. on Computer Architecture, 2000.
22. Sato, T. and I. Arita. Tolerating Transient Faults through an Instruction Reissue Mechanism. In International Conference on Parallel and Distributed Computing Systems (PDCS), Aug. 2001.
23. Sherwood, T., E. Perelman, and B. Calder. Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications. In Intl. Conf.on Parallel Architectures and Compilation Techniques, Sep. 2001.
24. Shivakumar, P., M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi. Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic. In Intl. Conf. on Dependable Systems and Networks (DSN). Bethesda, MD.
25. Srinivasan, G. R., Modeling the Cosmic-Ray-Induced Soft-Error Rate in Integrated Circuits: An Overview. IBM Journal of Research and Development, Jan. 1996, 40(1): p. 77-89.
26. STMicroelectronics. STPC Microcontrollers - Overview, 2004, http://www.st.com/stonline/products/support/micro/stpc/home.htm.
27. Tremblay, M. and Y. Tamir. Support for Fault Tolerance in VESI Processors. In Intl. Symp, on Circuits and Systems, 1989. Portland, Oregon.
28. Turmon, M., R. Granat, and D. Katz. Software-implemented fault detection for high-performance space applications. In International Conference on Dependable Systems and Networks (DSN), June 2000.