Stochastic power grid analysis considering process variations

Proceedings -Design, Automation and Test in Europe, DATE '05

Volumn II, Issue , 2005, Pages 964-969

  Ghanta, Praveen ^a   Vrudhula, Sarma ^a   Panda, Rajendran ^b   Wang, Janet ^a  

^a UNIVERSITY OF ARIZONA   (United States)

^b FREESCALE SEMICONDUCTOR INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; ELECTRIC POTENTIAL; POLYNOMIALS; RANDOM PROCESSES; SOFTWARE PROTOTYPING;

ORTHOGONAL POLYNOMIALS; POWER GRID ANALYSIS; RANDOM VARIATIONS; STOCHASTIC VOLTAGE;

ELECTRIC POWER SYSTEMS;

EID: 33646902680     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2005.282     Document Type: Conference Paper

References (25)

1. A. Dharchoudhury. R. Panda, D. Blaauw, and R. Vaidyanathan, "Design and analysis of power distribution networks in powerPC microprocessors". Proc. Design Automation Conference, 1998, pp. 738 743
2. S. Chowdhry and J. S. Barkatullah. " Estimation of maximum currents in MOS IC logic circuits". IEEE TCAD. vol. 9, pp. 642 654, June 1990
3. D. Stark and M. Horowitz, "Techniques for calculating currents and voltages in VLSI power supply networks", IEEE TCAD. vol. CAD-9, pp. 126 132. Feb. 1979
4. S. R. Nassif and J. N. Kozhaya. "Fast power grid simulation". Proc. Design Automation Conference, 2000, pp. 156 161
5. M. Zhao. R. V. Panda. S. S. Sapatnekar. T. Edwards, R. Chaudhry, and D. Blaauw, " Hierarchical analysis of power distribution networks", Proc. Design Automation Conference, 2000, pp. 481 486
6. H. Qian, S. R. Nassif. S. S. Sapatnekar. "Random walks in a supply network". Proc. Design Automation Conference, 2003, pp. 93 98
7. H. Kriplani, F. Najm. and I. Hajj. "Pattern independent minimum current estimation in power and ground buses of CMOS VLSI Circuits". IEEE TCAD, vol 14, pp. 998 1012, Aug. 1995
8. R. Chaudhry. D. Blaauw, R. Panda, and T. Edwards "Design and Analysis of Power Distribution Networks with accurate RLC models". 'IEEE Int'l Conf, on VLSI Design". January 2000, pg. 151-155
9. A. Krstic and K. Cheng. "Vector Generation for maximum instantaneous current through supply lines for CMOS circuits", Proc. Design Automation Conference, 1997, pp. 383 388
10. R. Chaudhry, D. Blaauw, R. Panda, and T. Edwards. "Current signature compression for IR-drop analysis". Proc. Design Automation Conference, 2000, pp. 162 167
11. S. Pant, D. Blaauw, V. Zolotov. S. Sundareswaran, R. Panda, "A stochastic approach To power grid analysis". Proc. Design Automation Conference. 2004, pp. 171 176
12. I. A. Ferzli. F. N. Najm, "Statistical estimation of leakage-induced power grid voltage drop considering within-die process variations". Proc. Design Automation Conference, 2003, pp. 856 859
13. I. A. Ferzli, F. N. Najm, " Statistical Verification of Power Grids Considering Process-Induced Leakage Current Variations", Int'l Conference on Computer-Aided Design, 2003, pp. 770 777
14. P. Feldmann and F. Liu, "Sparse and Efficient Reduced Order Modeling of Linear Subcircuits with Large Number of Terminals". Int'l Conference on Computer-Aided Design. 2004. pp. 74 79
15. J. M. Rabaev, "Digital Integrated Circuits: A Design Perspective", Prentice-Hall Inc., NJ, USA
16. A. Papoulis. "Probability, Random Variables and Stochastic Processes". McGraw Hill. 1991
17. R. H. Cameron, and W. T. Martin. "The orthogonal development of non-linear functionals in series of Fourier-Hermite functionals". The Annals of Mathematics, 2nd series, vol. 48. no. 2, pp. 385-392. 1947.
18. R. G. Ghanem. P. D. Spanos, "Stochastic Finite Elements: A Spectral Approach". Dover Publications. 2003.
19. D. Xiu, G. Em. Karniadakis. "Modeling uncertainty in flow simulations via generalized polynomial chaos", J. of Computational Physics. no. 187, pp. 137-167. 2003.
20. V. Mehrotra, S. Sam, D. Boning. A. Chandrakasan, R. Vallishayee and S. Nassif. "A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance", Design Automation Conf., 2000.
21. D. Boning and S. Nassif. Models of process variations in device and interconnect, In A. Chandrakasan. W.J. Bowhill. and F. Fox. editors. Design of High Performance Microprocessor Circuits. John Wiley and Sons, New York, 2001.
22. Semiconductor Industry Association. "The International Technology Roadmap for Semiconductors",2001
23. N. Wiener, "The Homogeneous Chaos". American J. of Mathematics, vol. 60 pp. 897-936, 1930.
24. E. Wong, "Stochastic Processes in Information and Dynamical Systems". McGraw-Hill 1971.
25. B. Debusschere. H. Najm. P. Pebay. O. Knio, R. Ghanem. and O. Le Maitre, "Numerical challenges in the use of Polynomial Chaos representations for stochastic processes", SIAM Journal on Scientific Computing, 2004