A nonredundant ternary CAM circuit for network search engines

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 14, Issue 3, 2006, Pages 268-277

  Akhbarizadeh, Mohammad J ^a,b,e   Nourani, Mehrdad ^a,c,f,g,h   Vijayasarathi, Deepak S ^d,e   Balsara, Poras T ^a,c  

^a IEEE   (United States)

^b CISCO SYSTEMS   (United States)

^c The University of Texas at Dallas   (United States)

^d INTEL CORPORATION   (United States)

^e UNIVERSITY OF TEXAS AT DALLAS   (United States)

^f Department of Electrical Engineering ^*  (United States)

^g Center for Integrated Circuits and Systems (CICS)   (Singapore)

^h ACM SIGDA   (United States)

Author keywords

Forwarding engine; Packet classification; Prefix CAM; Route lookup table; Ternary content addressable memory

Indexed keywords

FORWARDING ENGINE; PACKET CLASSIFICATION; PREFIX-CAM; ROUTE LOOKUP TABLE; TERNARY CONTENT ADDRESSABLE MEMORY;

COMPUTER NETWORKS; INTERNET; OPTIMIZATION; REDUNDANCY; ROUTERS; SEARCH ENGINES;

COMPUTER AIDED MANUFACTURING;

EID: 33646432803     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2006.871760     Document Type: Article

References (31)

1. H. Miyatake. M. Tanaka, and Y. Mori, "A design for high-speed low-power CMOS fully parallel content-addressable memory macros," IEEE J. Solid-State Circuits, vol. 36, no. 6, pp. 956-968, Jun. 2001.
2. T. Pei and C. Zukowski, "Putting routing tables in silicon," IEEE Network, vol. 6, no. 1, pp. 42-50, Jan. 1992.
3. A. McAuley and P. Francis, "Fast routing table lookup using CAMs," in Proc. 12th Annu. Joint Conf. IEEE INFOCOM'93, 1993, pp. 1382-1391.
4. V. Fuller, T. Li, J. Yu, and K. Varadhan, Classless Inter-Domain Routing (CIDR): An Address Assignment and Aggregation Strategy, RFC 1519, 1993. [Online], Available: http://www.ietf.org/rfc/rfc 1519.txt
5. M. Ruiz-Sanchez, E. Biersack, and W. Dabbous, "Survey and taxonomy of IP address lookup algorithms," IEEE Network, vol. 15, no. 2, pp. 8-23, Mar. 2001.
6. P. Gupta and N. McKeown, "Algorithms for packet classification, " IEEE Network, vol. 15, no. 2, pp. 24-32, Mar./Apr. 2001.
7. J. Lutheren and A. Engbersen, "Multi-field packet classification using ternary CAM," Electron. Lett., vol. 38, no. 1, pp. 21-23, Jan. 2002.
8. J. Wade and C. Sodini, "Dynamic cross-coupled bitline content addressable memory cell for high density arrays," in Proc, Int. Electron. Devices Meeting. 1985, pp. 284-287.
9. _, "A ternary content addressable search engine," IEEE J. Solid-State Cicruits, vol. 24, no. 4, pp. 1003-1013, Aug. 1989.
10. F. Zane, G. Narlikar, and A. Basu, "CoolCAMs: Power-efficient TCAMs for forwarding engines," in Proc. IEEE INFOCOM, 2003, pp. 42-52.
11. E. Spitznagel, D. Taylor, and J. Turner, "Packet classification using extended TCAMs," in Proc. 11th IEEE Int. Conf. Netw. Protocols (ICNP'03), 2003,. pp. 120-131.
12. R. Panigrahi and S. Sharma, "Sorting and searching using ternary CAMs," IEEE Micro, vol. 23, no. 1, pp. 44-53, Feb. 2003.
13. V. Ravikumar and R. Mahapatra, "TCAM architecture for IP lookup using prefix properties," IEEE Micro, vol. 24. no. 2. pp. 60-69, Apr. 2004.
14. V. Srinivasan, B. Nataraj, and S. Khanna, "Methods for longest prefix matching in a content addressable memory," U.S. Patent 6 237 061, Jan. 5, 1999.
15. R. Kempke and A. McAuley, "Ternary CAM memory architecture and methodology," U.S. Patent 5 841 874, Aug. 13, 1996.
16. I. Arsovski, T. Chandler, and A. Sheikholeslami, "A ternary contentaddressable memory (TCAM) based on 4T static storage and including a current-race sensing scheme," IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 155-158, Jan. 2003.
17. C. Lage, J. Hayden, and C. Subramanian, "Advanced SRAM technology - The race between 4T and 6T cells," in Proc. IEEE Int. Electron. Devices Meeting, 1996, pp. 271-274.
18. A. Roth, D. Foss, R. McKenzie, and D. Perry, "Advanced ternary CAM circuits on 0.13 μm logic process technology," in Proc. Custom Integr. Circuits Conf., 2004, pp. 465-168.
19. J. Rabaey, Digital Integrated Circuits. Englewood Cliffs, NJ: Prentice-Hall, 1996.
20. H. Liu, "Routing table compaction in ternary CAM." IEEE Micro, vol. 22. no. 1, pp. 58-64, Jan./Feb. 2002.
21. C.-S. Lin, J.-C. Chang, and B.-D. Liu, "A low-power precomputationbased fully parallel content-addressable memory," IEEE J. Solid-State Circuits, vol. 38, no. 4, pp. 654-662, Apr. 2003.
22. A. P. J. Engbersen and J. van Lunteren, "Prefix-based parallel packet classification," Zurich Research Lab., Rueschlikon, Switzerland, Mar. 2000, IBM Res. Rep.
23. H. Mohammadi, N. Yazdani, B. Robatmili, and M. Nourani, "HASIL: Hardware assisted software-based IP lookup for large routing tables," in Proc. 11th Int. Conf. Netw. (ICON), 2003, pp. 99-104.
24. D. Shah and P. Gupta, "Fast updating algorithms for TCAM," IEEE Micro, vol. 21, no. 1, pp. 36-47, Jan./Feb. 2001.
25. "Virtuoso Layout Editor Users Guide - Version 4.4.6," Cadence Design Systems Inc., San Jose, CA, 2000.
26. The Mosis Service. Marina del Rey. CA [Online]. Available: http://www.mosis.com
27. "User Manuals for SYNOPSYS Toolset Version 2002.06," Synopsys Inc., Mountain View, CA, 2002.
28. M. J. Akhbarizadeh, M. Nourani, D. Vijayasarathi, and P. Balsara, "PCAM: A ternary CAM optimized for longest prefix matching tasks," in Proc. IEEE Int. Conf. Comp. Des. (ICCD'04), 2004, pp. 6-11.
29. K. Pagiamtzis and A. Sheikholeslami, "Pipelined match-lines and hierarchical search-lines for low-power content-addressable memories," in Proc. IEEE Custom Integi: Circuits Conf., 2003, pp. 383-386.
30. F. Shafai, K. Schultz, G. Gibson, A. Bluschke, and D. Somppi, "Fully parallel 30-MHz, 2.5-Mb CAM," IEEE J. Solid-State Circuits, vol. 33, no. 11, pp. 1690-1696, Nov. 1998.
31. P. F. Lin and J. B. Kuo, "A 0.8-V 128-Kb four-way set-associative two-level CMOS cache memory using two-stage wordline/bitline-oriented tag-compare (WLOTC/BLOTC) scheme." IEEE J. Solid-State Circuits, vol. 37, no. 10, pp. 1307-1317, Oct. 2002.