Memory-free low-cost designs of advanced encryption standard using common subexpression elimination for subfunctions in transformations

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 53, Issue 3, 2006, Pages 615-626

  Hsiao, Shen Fu ^a   Chen, Ming Chen ^a   Tu, Chia Shin ^a  

^a NATIONAL SUN YAT SEN UNIVERSITY   (Taiwan)

Author keywords

Advanced Encryption Standard (AES); Cryptography; Galois fields; Integrated circuit design; Optimization; Very large scale integration (VLSI)

Indexed keywords

ALGORITHMS; INTEGRATED CIRCUIT LAYOUT; MATHEMATICAL OPERATORS; MATHEMATICAL TRANSFORMATIONS; OPTIMIZATION; VLSI CIRCUITS;

ADVANCED ENCRYPTION STANDARD (AES); GALOIS FIELDS; INTEGRATED CIRCUIT DESIGN; SUBEXPRESSION ELIMINATION;

CRYPTOGRAPHY;

EID: 33645828019     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2005.859052     Document Type: Article

References (22)

1. J. Daemen and R. Rijmen. (1999) AES Proposal: Rijndael. [Online] http://csrc.nist.gov/CryptoToolkit/aes/rijndael/Rijndael.pdf
2. (2001, Nov.) Advanced Encryption Standard (AES). [Online] http:// csrc.nist.gov/publications/fips/fips197/fips-197.pdf
3. J. Nechvatal, E. Barker, L. Bassham, W. Burr, M. Dworkin, J. Foti, J. Nechvatal, and E. Roback, "Report on the Development of the Advanced Encryption Standard (AES)," National Institute of Standards and Technology, Oct. 2000.
4. X. Zhang and K. K. Parhi, "Implementation approaches for the advanced encryption standard algorithm," IEEE Circuits Syst. Mag., vol. 2, no. 1, pp. 24-46, Jan. 2002.
5. H. Kuo and I. Verbauwhede, "Architectural optimization for a 1.82 Gbits/sec VLSI implementation of the AES Rijndael algorithm," in Proc. Cryptograph. Hardware Embedded Syst., Paris, France, May 2001, pp. 51-64.
6. V. Fischer. Realization of the round 2 candidates using Altera FPGA. presented at Proc. 3rd AES Conf.. [Online] http://csrc.nist.gov/ Crypto-Toolkit/aes/round2/conf3/aesconf.htm
7. V. Fischer and M. Drutarovsky, "Two methods of Rijndael implementation in reconfigurable hardware," in Proc. Cryptograph. Hardware Embedded Syst., Paris, France, May 2001, pp. 77-92.
8. N. Sklavos and O. Koufopavlou, "Architecture and VLSI implementation of the AES-proposal Rijndael," IEEE Trans. Comput., vol. 51, no. 12, pp. 1454-1459, Dec. 2002.
9. C. P. Su, T. F. Lin, C. T. Huang, and C. W. Wu, "A high-throughput low-cost AES processor," IEEE Commun. Mag., vol. 41, pp. 86-91, Dec. 2003.
10. A. Rudra, P. K. Dubey, C. S. Jutla, V. Kumar, J. R. Rao, and P. Rohatgi, "Efficient implementation of Rijndael encryption with composite field arithmetic," in Proc. Cryptograph. Hardware Embedded Syst., Paris, France, May 2001, pp. 171-184.
11. S. Morioka and A. Satoh, "A 10 Gb/s full-AES crypto design with a twisted-BDD S-box architecture," in Proc. IEEE Int. Conf. Computer Design: VLSI in Computers and Processors, Freiburg, Germany, Sep. 2002, pp. 98-103.
12. N. S. Kim, T. Mudge, and R. Brown, "A 2.3 Gb/s fully integrated and synthesizable AES Rijndael core," in Proc. IEEE Custom Integrated Circuits Conf., Sep. 2003, pp. 193-196.
13. F. Rodriguez-Henriquez, N. A. Saqib, and A. Diaz-Perez, "4.2 Gbit/s single-chip FPGA implementation of AES algorithm," Electron. Lett., vol. 39, pp. 1115-1116, Jul. 2003.
14. C. C. Lu and S. Y. Tseng, "Integrated design of AES (Advanced Encryption Standard) encrypter and decrypter," in Proc. Application-Specific Syst., Architectures Processors, Jul. 2002, pp. 277-285.
15. V. Rijnmen. Efficient Implementation of the Rijndael S-Box. [Online] http://www.esat.kuleuven.ac.be/~rijmen/rijndael/sbox.pdf
16. 8)," in Proc. ENZCon'02, Nov. 2002, http://www2.phys.waikato.ac.nz/-enzon03/Programme/Programme.htm.
17. J. Wolkerstorfer, "An ASIC implementation of the AES MixColumn-operation," in Proc. Austrochip, Vienna, Austria, Oct. 2001, pp. 129-132.
18. A. Satoh, S. Morioka, K. Takano, and S. Munetoh, "A compact Rijndael hardware architecture with S-box optimization," in Proc. Advanced in Crytopgraphy, 2001, pp. 239-254.
19. A. Satoh and S. Morioka, "Unified hardware architecture for 128-bit block ciphers AES and Camellia," in Proc. Cryptograph. Hardware Embedded Syst. Conf., 2003, pp. 304-318.
20. F. K. Gurkaynak, D. Gasser, F. Hug, and H. Kaeslin, "A 2 Gb/s balanced AES crypto-chip implementation," in Proc. 14th ACM Great Lakes Symp. VLSI, Boston, MA, Apr. 2004, pp. 39-44.
21. X. Zhang and K. K. Parhi, "High-speed VLSI architectures for AES algorithm," IEEE Trans. Very Large Scale Integr. Syst.(VLSI), vol. 12, no. 9, pp. 957-967, Sep. 2004.
22. S. Chantarawong, P. Noo-intara, and S. Choomchuay, "An architecture for S-box computation in the AES," in Proc. 4th Inf. Comput. Eng. Post-graduate Workshop, Phuket, Thailand, Jan. 2004, pp. 157-162.