A Multiband ΔΣ fractional-N frequency synthesizer for a MIMO WLAN transceiver RFIC

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 3, 2005, Pages 678-688

  Rogers, John W M ^a   Dai, Foster F ^b   Cavin, Mark S ^c   Rahn, David G ^d,e  

^a CARLETON UNIVERSITY   (Canada)

^b AUBURN UNIVERSITY   (United States)

^c Cognio Inc ^*  (United States)

^d Cognio Canada ^*  (Canada)

^e RF MICRO DEVICES   (United States)

Author keywords

802.11; Fractional N synthesizer; MIMO; RFIC; SiGe; Sigma delta modulator; Voltage controlled oscillators; Wireless communications; WLAN

Indexed keywords

BANDWIDTH; ELECTRIC POTENTIAL; FREQUENCIES; LOCAL AREA NETWORKS; MODULATORS; OSCILLATORS (ELECTRONIC); RADIO SYSTEMS; SIGNAL RECEIVERS; TRANSCEIVERS; WAVE FILTERS;

802.11; FRACTIONAL-N SYNTHESIZER; MIMO; RFIC; SIGE; SIGMA-DELTA MODULATORS; VOLTAGE-CONTROLLED OSCILLATORS; WLAN;

WIRELESS TELECOMMUNICATION SYSTEMS;

EID: 16244374950     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.843604     Document Type: Article

References (20)

1. M. Zargari et al., "A single-chip dual-band tri-mode CMOS transceiver for IEEE 802.11a/b/g WLAN," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2004, p. 96.
2. T. Maeda et al., "A direct-conversion CMOS transceiver for 4.9-5.95 GHz multi-standard WLANs," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2004, p. 90.
3. T. Schwanenberger et al., "A multi standard single-chip transceiver covering 5.15 to 5.85 GHz," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2003, p. 350.
4. J. Bouras et al., "A digitally calibrated 5.15-5.825 GHz transceiver for 802.11a wireless LAN's in 0.18 μm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2003, p. 352.
5. P. Zhang et al., "A direct conversion CMOS transceiver for IEEE 802.11a WLANs," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2003, p. 354.
6. A. Behzad et al., "Direct-conversion CMOS transceiver with automatic frequency control for 802.11a wireless LANs" in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2003, p. 356.
7. J. Rogers, M. Cavin, F. Dai, and D. Rahn, "A ΔΣ fractional-N frequency synthesizer with multi-band PMOS VCO's for 2.4 and 5 GHz WLAN applications," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Estoril, Portugal, Sep. 2003, pp. 651-654.
8. K. Vavelidis, I. Vassiliou, T. Georgantas, A. Tamanaka, S. Kavadias, G. Kamoulakos, C. Kapnistis, Y. Kokalakis, A. Kyranas, P. Merakos, I. Bouras, S. Bouras, S. Plevridis, and N. Haralabidis, "A dual-band 5.15-5.35 GHz, 2.4-GHz 0.18-μm CMOS transceiver for 802.11a/b/g wireless LAN," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1180-1184, Jul. 2004.
9. J. N. Wells, "Frequency Synthesizers," U.S. Patent 4,609,881, Sep. 1986.
10. B. Miller and R. Conley, "A multiple modulator fractional divider," in Proc. 44th Anna. Frequency Control Symp., May 1990, pp. 559-568.
11. T. A. Riley, M. Copeland, and T. Kwasniewski, "Delta-sigma modulation in fractional-N frequency synthesis," IEEE J. Solid-State Circuits, vol. 28, no. 5, pp. 553-559, May 1993.
12. T. W. Rhee, B. Song, and A. Ali, "A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order ΔΣ modulator," IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1453-1460, Oct. 2000.
13. M. Zargari, D. K. Su, C. P. Yue, S. Rabii, D. Weber, B. J. Kaczynski, S. S. Mehta, K. Singh, S. Mendis, and B. A. Wooley, "A 5-GHz CMOS transceiver for IEEE 802.11a wireless LAN systems," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1688-1694, Dec. 2002.
14. B. De Muer and M. Steyaert, "A CMOS monolithic ΔΣ- controlled fractional-N frequency synthesizer for DCS-1800," IEEE J. Solid-State Circuits, vol. 37, no. 7, pp. 835-844, Jul. 2002.
15. C. Vaucher, I. Ferencic, M. Locher, S. Sedvallson, U. Voegeli, and Z. Wang, "A family of low-power truly modular programmable dividers in standard 0.35-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 1039-1045, Jul. 2000.
16. J. W. M. Rogers, J. A. Macedo, and C. Plett, "The effect of varactor nonlinearity on the phase noise of completely integrated VCOs," IEEE J. Solid-State Circuits, vol. 35, no. 9, pp. 1360-1367, Sep. 2000.
17. J. W. M. Rogers and C. Plett, Radio Frequency Integrated Circuit Design. Norwood, MA: Artech House, 2003.
18. E. Hegazi, H. Sjoland, and A. Abidi, "A filtering technique to lower LC oscillator phase noise," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1921-1930, Dec. 2001.
19. J. W. M. Rogers, D. Rahn, and C. Plett, "A study of digital and analog automatic-amplitude control circuitry for voltage-controlled oscillators," IEEE J. Solid-State Circuits, vol. 38, no. 2, pp. 352-356, Feb. 2003.
20. I. Bietti et al., "An UMTS ΔΣ fractional synthesizer with 200 kHz bandwidth and -128 dBc/Hz at 1 MHz using spurs compensation and linearization techniques," in Proc. IEEE Custom Integrated Circuits Conf., 2003, pp. 463-466.