A 600-MS/s 5-bit pipeline A/D converter using digital reference calibration

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 2, 2006, Pages 310-319

  Varzaghani, Aida ^a,b   Yang, Chih Kong Ken ^a,b  

^a IEEE   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Analog to digital converter; Calibration; Effective number of bits (ENOB); Pipeline; Resolution; Signal to noise and distortion ratio

Indexed keywords

ANALOG-TO-DIGITAL CONVERTER; EFFECTIVE NUMBER OF BITS (ENOB); SERIAL-LINK RECEIVERS; SIGNAL-TO-NOISE AND DISTORTION RATIO;

CALIBRATION; CAPACITANCE; OPTICAL RESOLVING POWER; PIPELINES; SIGNAL TO NOISE RATIO;

ANALOG TO DIGITAL CONVERSION;

EID: 31644440577     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.862350     Document Type: Article

References (18)

1. C. Menolfi, T. Toifl, R. Reutemann, M. Ruegg, P. Buchmann, M. Kossel, T. Morf, and M. Schmatz, "A 25 Gb/s PAM4 transmitter in 90 nm CMOS SOI," in IEEE ISSCC Dig. Tech. Papers, Feb. 2005, pp. 72-73.
2. J. T. Stonick, G.-Y. Wei, J. L. Sonntag, and D. K. Weinlader, "An adaptive PAM-4 5-Gb/s backplane transceiver in 0.25 μm CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 436-443, Mar. 2003.
3. J. L. Zerbe, C. W. Werner, V. Stojanovic, F. Chen, J. Wei, G. Tsang, D. Kim W. F. Stonecypher, A. Ho, T. P. Thrush, R. T. Kollipara, M. A. Horowitz, and K. S. Donnelly, "Equalization and clock recovery for a 2.5-10-Gb/s 2-PAM/4-PAM backplane transceiver cell," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2121-2130, Dec. 2003.
4. C. -K. K. Yang, V. Stojanovic, S. Modjtahedi, M. A. Horowitz, and W. F. Ellersick, "A serial-link transceiver based on 8-GSamples/s A/D and D/A converters in 0.25-μm CMOS," IEEE J. Solid-State Circuits, vol. 36, no. 11, pp. 1684-1692, Nov. 2001.
5. P. Scholten and M. Vertregt, "A 6 b 1.6 Gsample/s flash ADC in 0.18 μm CMOS using averaging termination," in IEEE ISSCC Dig, Tech. Papers, vol. 1, Feb. 2002, pp. 168-457.
6. X. Jiang and M. F. Chang, "A 1-GHz signal bandwidth 6-bit CMOS with power efficient averaging," IEEE J. Solid-State Circuits, vol. 40, no. 2, pp. 532-535, Feb. 2005.
7. G. Geelen, "A6b 1.1 Gsample/s CMOS A/D converter," in IEEE ISSCC Dig. Tech. Papers, Feb. 2001, pp. 128-129.
8. K. Poulton, R. Neff, B. Setterberg, B. Wuppermann, T. Kopley, R. Jewett, J. Pernillo, C. Tan, and A. Montij, "A 20 GS/s 8 b ADC with a 1 MB memory in 0.18-μm CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2003, pp. 318-496.
9. R.Taft, C. Menkus, M. R. Tursi, O. Hidri, and V. Pons,"A 1.8 V 1.6 GS/S 8b self-calibrating folding ADC with 7.26 ENOB at nyquist frequency," in IEEE ISSCC Dig. Tech. Papers, vol. 1, Feb. 2004, pp. 252-526.
10. A. Varzaghani and C. -K. K. Yang, "A 6 GS/s, 4-bit analog-to-digital converter with embedded DFE," in IEEE Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2005, pp. 322-325.
11. S. H. Lewis, H. S. Fetterman, G. F. Gross, R. Ramachandran, and T. R. Viswanathan, "A 10-b 20-Msample/s analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 27, no. 3, pp. 351-358, Mar. 1992.
12. B. Razavi, Data Conversion System Design. New York: Wiley/IEEE Press, 1994.
13. T. Cho and P. R. Gray, "A 10 b, 20 Msamples/s, 35 mW pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 30, no. 3, pp. 166-172, Mar. 1995.
14. J. G. Maneatis, J. Kim, L. McClatchie, J. Maxey, and M. Shankaradas, "Self-biased, high-bandwidth, low-jitter 1-to-4096 multiplier clock-generator PLL," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1795-1803, Nov. 2003.
15. C.-C. Shih and P. R. Gray, "Reference refreshing cyclic analog-to-digital and digital-to-analog converters," IEEE J. Solid-State Circuits, vol. SC-21, no. 4, pp. 544-554, Aug. 1986.
16. J. Ming and S. H. Lewis, "An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration," IEEE J. Solid-State Circuits, vol. 36, no. 10, pp. 1489-1497, Oct. 2003.
17. D. Draxelmayr, "A 6b 600 MHz 10 mW ADC array in digital 90 nm CMOS," in IEEE ISSCC Dig. Tech. Papers, vol. 1, Feb. 2004, pp. 264-527.
18. A. Varzaghani and C. -K. K. Yang, "A 600 MS/s 5-bit pipelined analog-to-digital converter for serial-link applications," in IEEE Symp. VLSI Circuits, Dig. Tech. Papers, Jun. 2004, pp. 276-279.