Demonstration of speed enhancements on an industrial circuit through application of non-zero clock skew scheduling

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 2, Issue , 2001, Pages 1021-1025

  Velenis, Dimitrios ^a   Tang, Kevin T ^b   Kourtev, Ivan S ^c   Adler, Victor ^d   Baez, Franklin ^e   Friedman, Eby G ^a  

^a University of Rochester   (United States)

^b BROADCOM CORPORATION   (United States)

^c PA 15260   (United States)

^d SUN MICROSYSTEMS   (United States)

^e INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CELL LIBRARY; CIRCUIT PERFORMANCE; CLOCK BUFFER; CLOCK SIGNAL; CRITICAL DATA; FUNCTIONAL BLOCK; FUNCTIONAL UNITS; HIGH PERFORMANCE PROCESSORS; HIGH SPEED SYSTEMS; HIGH-PERFORMANCE MICROPROCESSORS; INDUSTRIAL CIRCUITS; NON-ZERO CLOCK SKEW SCHEDULING; SOFTWARE TOOL; SPEED CHARACTERISTICS; SPEED ENHANCEMENT; TIMING CONSTRAINTS; TIMING MARGIN;

ELECTRIC CLOCKS; SCHEDULING ALGORITHMS; SPEED; TIME MEASUREMENT;

TIMING CIRCUITS;

EID: 3142663573     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. E. G. Friedman, Clock Distribution Networks in VLSI Circuits and Systems, Piscataway, New Jersey: IEEE Press, 1995.
2. E. G. Friedman and S. Powell, "Design and Analysis for a Hierarchical Clock Distribution System for Synchronous Standard Cell/macrocell VLSI, " IEEE Journal of Solid-State Circuits, Vol. SC-21, No. 2, pp. 240-246, April 1986.
3. H. B. Bakoglou, J. T. Walker, and J. D. Meindl, "A Symmetric Clock-Distribution Tree and Optimized High-Speed Interconnections for Reduced Clock Skew in ULSI and WSI Circuits, " Proceedings of the IEEE International Conference on Computer Design, pp. 118-122, October 1986.
4. T.-H. Chao, Y.-C. Hsu, J. -M. Ho, K. D. Boese, and A. B. Kahng. "Zero Skew Clock Routing with Minimum Wire-length, " IEEE Transactions Circuits Systems II: Analog and Digital Signal Processing, Vol. 39, No. 11, pp. 799-814, November 1992.
5. A. B. Kahng and G. Robins, On Optimal Interconnections for VLSI, Boston, Massachusetts: Kluwer Academic Publishers, 1995.
6. U. Desai, S. Tam, R. Kim and J. Zhang, "Itanium Processor Clock Design, " Proceedings of the ACM/SIGDA International Symposium on Physical Design, pp. 94-98, April 2000.
7. S. Rusu and S. Tam, "Clock Generation and Distribution for the First IA-64 Microprocessor, " Proceedings of the IEEE International Solid State Circuits Conference, pp. 176-177, February 2000. (Pubitemid 32864102)
8. J. P. Fishburn, "Clock Skew Optimization, " IEEE Transactions on Computers, Vol. 39, No. 7, pp. 945-951, July 1990.
9. J. L. Neves and E. G. Friedman, "Design Methodology for Synthesizing Clock Distribution Networks Exploiting Non-Zero Clock Skew, " IEEE Transactions on VLSI Systems, Vol. VLSI-4, No. 2, pp. 286-291, June 1996.
10. J. L. Neves and E. G. Friedman, "Buffered Clock Tree Synthesis with Non-Zero Clock Skew Scheduling for Increased Tolerance to Process Parameter Variations, " Journal of VLSI Signal Processing, Volume 16, Numbers 2/3, pp. 149- 161, June/July 1997.
11. J. L. Neves and E. G. Friedman, "Optimal Clock Skew Scheduling Tolerant to Process Variations, " Proceedings of the ACM/IEEE Design Automation Conference, pp 623-628, June 1996.
12. I. S. Kourtev and E. G. Friedman, Timing Optimization Through Clock Skew Scheduling, Norwell, Massachusetts: Kluwer Academic Publishers, 2000.
13. I. S. Kourtev and E. G. Friedman, "Synthesis of Clock Tree Topologies to Implement Non-Zero Skew Schedule, " IEE Proceedings-Circuits, Devices and Systems, Volume 146, No. 6, pp. 321-326, December 1999.
14. I. S. Kourtev and E. G. Friedman, "Clock Skew Scheduling for Improved Reliability via Quadratic Programming, " Proceedings of the IEEE International Conference on Computer-Aided Design, pp. 239-243, November 1999.
15. D. Velenis, K. T. Tang, I. S. Kourtev, V. Adler, F. Baez, and E. G. Friedman, "Demonstration of Speed and Power Enhancements through Application of Non-Zero Clock Skew Scheduling, " Proceedings of the ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, pp. 58-63, December 2000.
16. V. Adler and E. G. Friedman, "Repeater Design to Reduce Delay and Power in Resistive Interconnect, " IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. CAS 11-45, No 5, pp. 607-616, May 1998.