DG-SRAM: A low leakage memory circuit

Proceedings - IEEE International SOC Conference

Volumn , Issue , 2005, Pages 167-170

  Elakkumanan, Praveen ^a   Thondapu, Charan ^a   Sridhar, Ramalingam ^a  

^a University at Buffalo ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED MEMORIES; GATE LEAKAGE; GATE TUNNELING CURRENT; OXIDE THICKNESS;

COMPUTER SIMULATION; DIODES; GATES (TRANSISTOR); LEAKAGE CURRENTS; MOS DEVICES;

STATIC RANDOM ACCESS STORAGE;

EID: 30844469301     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. K. Roy and S. Prasad, Low-Power CMOS VLSI Circuit Design. New York: Wiley, 2nd ed., 2000.
2. "International technology roadmap for semiconductors." Online, http://www.itrs.org/index.html, 2003.
3. Y. Taur and T. King, Fundamentals of Modern VLSI Devices. Cambridge University Press, 1998.
4. J. Abraham, "Overcoming timing, power bottlenecks," EE Times, p. 58, April 2003.
5. C. Kim, A. Agarwal, and K. Roy, "Dynamic Vt SRAM: A Leakage Tolerant Cache Memory for Low Voltage Microprocessors," Proceedings of the International Symposium of Low Power Electronics and Design (ISLPED), pp. 251-254, July 2000.
6. K. Flautner, N. Kim, S. Martin, D. Blaauw, and T. Mudge, "Drowsy Caches: Simple Techniques for Reducing Leakage Power," in International Symposium on Computer Architecture, pp. 148-157, August 2002.
7. K. Imai et al., "CMOS device optimization for system-on-a- chip applications," in IEDM Technical Digest, pp. 445-458, 2000.
8. UC Berkeley Device Group, "Berkeley Predictive Technology Model." Online, http://www-devices.eecs.berkeley.edu/ptm, 2000.
9. K. M. Cao et al., "BSIM4 gate leakage model including source-drain partition," in IEEE IEDM Technical Digest, pp. 815-818, December 2000.
10. A. Agarwal, H. Li, and K. Roy, "A single-Vt Low-Leakage gated-ground Cache for Deep Submicron," in IEEE Journal of Solid-State Circuits, pp. 319-328, February 2003.
11. N. Aziri and F. Najm, "An asymmetric SRAM cell to lower Gate leakage," in Proceedings of International Symposium of Quality Electronic Design (ISQED), pp. 534-539, March 2004.
12. A. Bhavanagarwala, X. Tang, and J. Meindl, "The impact of instrinsic device fluctuations on CMOS SRAM cell stability," in IEEE Journal of Solid-State Circuits, pp. 658-665, April 2001.